Mostra el registre d'ítem simple
A fully parameterizable low power design of vector fused multiply-add using active clock-gating techniques
dc.contributor.author | Ratkovic, Ivan |
dc.contributor.author | Palomar, Oscar |
dc.contributor.author | Stanic, Milan |
dc.contributor.author | Unsal, Osman Sabri |
dc.contributor.author | Cristal Kestelman, Adrián |
dc.contributor.author | Valero Cortés, Mateo |
dc.contributor.other | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
dc.contributor.other | Barcelona Supercomputing Center |
dc.date.accessioned | 2016-11-07T14:07:57Z |
dc.date.issued | 2016 |
dc.identifier.citation | Ratkovic, I., Palomar, O., Stanic, M., Unsal, O., Cristal, A., Valero, M. A fully parameterizable low power design of vector fused multiply-add using active clock-gating techniques. A: International Symposium on Low Power Electronics and Design. "ISLPED'16: proceedings of the 2016 International Symposium on Low Power Electronics and Design: San Francisco, USA: August 8-10, 2016". San Francisco, CA: Association for Computing Machinery (ACM), 2016, p. 362-367. |
dc.identifier.isbn | 978-1-4503-4185-1 |
dc.identifier.uri | http://hdl.handle.net/2117/93030 |
dc.description.abstract | The need for power-efficiency is driving a rethink of design decisions in processor architectures. While vector processors succeeded in the high-performance market in the past, they need a re-tailoring for the mobile market that they are entering now. Floating point fused multiply-add, being a power consuming functional unit, deserves special attention. Although clock-gating is a well-known method to reduce switching power in synchronous designs, there are unexplored opportunities for its application to vector processors, especially when considering active operating mode. In this research, we comprehensively identify, propose, and evaluate the most suitable clock-gating techniques for vector fused multiply-add units (VFU). These techniques ensure power savings without jeopardizing the timing. Using vector masking and vector multi-lane-aware clock-gating, we report power reductions of up to 52%, assuming active VFU operating at the peak performance. Among other findings, we observe that vector instruction-based clock-gating techniques achieve power savings for all vector floating-point instructions. We perform this research in a fully parameterizable and automated fashion using various tools at both architectural and circuit levels. |
dc.description.sponsorship | The authors would like to thank to Borivoje Nikolic, Brian Richards, and Yunsup Lee for their useful advises and fruitful discussions. The research leading to these results has received funding from the RoMoL ERC Advanced Grant GA no 321253 and is supported in part by the European Union (FEDER funds) under contract TIN2015-65316-P. Ivan Ratkovic is supported by a FPU research grant from the Spanish MECD. |
dc.format.extent | 6 p. |
dc.language.iso | eng |
dc.publisher | Association for Computing Machinery (ACM) |
dc.subject | Àrees temàtiques de la UPC::Enginyeria electrònica::Electrònica de potència |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Hardware |
dc.subject.lcsh | Power electronics |
dc.subject.lcsh | Computers |
dc.subject.other | Arithmetic and datapath circuits |
dc.subject.other | Power and energy |
dc.subject.other | Methodologies for EDA |
dc.subject.other | Single instruction |
dc.subject.other | Multiple data |
dc.title | A fully parameterizable low power design of vector fused multiply-add using active clock-gating techniques |
dc.type | Conference report |
dc.subject.lemac | Electrònica de potència |
dc.subject.lemac | Ordinadors |
dc.contributor.group | Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
dc.identifier.doi | 10.1145/2934583.2934587 |
dc.description.peerreviewed | Peer Reviewed |
dc.relation.publisherversion | http://dl.acm.org/citation.cfm?id=2934587 |
dc.rights.access | Restricted access - publisher's policy |
local.identifier.drac | 18816305 |
dc.description.version | Postprint (published version) |
dc.relation.projectid | info:eu-repo/grantAgreement/MINECO//TIN2015-65316-P/ES/COMPUTACION DE ALTAS PRESTACIONES VII/ |
dc.relation.projectid | info:eu-repo/grantAgreement/EC/FP7/321253/EU/Riding on Moore's Law/ROMOL |
dc.date.lift | 10000-01-01 |
local.citation.author | Ratkovic, I.; Palomar, O.; Stanic, M.; Unsal, O.; Cristal, A.; Valero, M. |
local.citation.contributor | International Symposium on Low Power Electronics and Design |
local.citation.pubplace | San Francisco, CA |
local.citation.publicationName | ISLPED'16: proceedings of the 2016 International Symposium on Low Power Electronics and Design: San Francisco, USA: August 8-10, 2016 |
local.citation.startingPage | 362 |
local.citation.endingPage | 367 |