On the simulation of large-scale architectures using multiple application abstraction levels
Visualitza/Obre
a36-rico.pdf (3,058Mb) (Accés restringit)
Sol·licita una còpia a l'autor
Què és aquest botó?
Aquest botó permet demanar una còpia d'un document restringit a l'autor. Es mostra quan:
- Disposem del correu electrònic de l'autor
- El document té una mida inferior a 20 Mb
- Es tracta d'un document d'accés restringit per decisió de l'autor o d'un document d'accés restringit per política de l'editorial
Estadístiques de LA Referencia / Recolecta
Inclou dades d'ús des de 2022
Cita com:
hdl:2117/15645
Tipus de documentArticle
Data publicació2012-01-23
Condicions d'accésAccés restringit per política de l'editorial
Tots els drets reservats. Aquesta obra està protegida pels drets de propietat intel·lectual i
industrial corresponents. Sense perjudici de les exempcions legals existents, queda prohibida la seva
reproducció, distribució, comunicació pública o transformació sense l'autorització del titular dels drets
ProjecteENCORE - ENabling technologies for a programmable many-CORE (EC-FP7-248647)
HIPEAC - High Performance and Embedded Architecture and Compilation (EC-FP7-217068)
HIPEAC - High Performance and Embedded Architecture and Compilation (EC-FP7-217068)
Abstract
Simulation is a key tool for computer architecture research. In particular, cycle-accurate simulators are extremely important for microarchitecture exploration and detailed design decisions, but they are slow and, so, not suitable for simulating large-scale architectures, nor are theymeant for this. Moreover,microarchitecture design decisions are irrelevant, or even misleading, for early processor design stages and high-level explorations. This allows one to raise the abstraction level of the simulated architecture, and also the application abstraction level, as it does not necessarily have to be represented as an instruction stream.
In this paper we introduce a definition of different application abstraction levels, and how these are employed in TaskSim, a multi-core architecture simulator, to provide several architecture modeling abstractions, and simulate large-scale architectures with hundreds of cores. We compare the simulation speed of these abstraction levels to the ones in existing simulation tools, and also evaluate their utility and accuracy.
Our simulations show that a very high-level abstraction, which may be even faster than native execution, is useful for scalability studies on parallel applications; and that just simulating explicit memory transfers,
we achieve accurate simulations for architectures using non-coherent scratchpad memories, with just a 25xslowdown compared to native execution. Furthermore, we revisit trace memory simulation techniques, that
are more abstract than instruction-by-instruction simulations and provide an 18x simulation speedup.
CitacióRico, A. [et al.]. On the simulation of large-scale architectures using multiple application abstraction levels. "ACM transactions on architecture and code optimization", 23 Gener 2012, vol. 8, núm. 4, p. 36:1-36:20.
ISSN1544-3566
Fitxers | Descripció | Mida | Format | Visualitza |
---|---|---|---|---|
a36-rico.pdf | 3,058Mb | Accés restringit |