How an undervolted high-bandwidth memory looks like
Visualitza/Obre
Estadístiques de LA Referencia / Recolecta
Inclou dades d'ús des de 2022
Cita com:
hdl:2117/356638
Tipus de documentComunicació de congrés
Data publicació2021
EditorEuropean Network of Excellence on High Performance and Embedded Architecture and Compilation (HiPEAC)
Condicions d'accésAccés obert
Tots els drets reservats. Aquesta obra està protegida pels drets de propietat intel·lectual i
industrial corresponents. Sense perjudici de les exempcions legals existents, queda prohibida la seva
reproducció, distribució, comunicació pública o transformació sense l'autorització del titular dels drets
Abstract
High Bandwidth Memory (HBM) has been introduced as a solution to DRAMs’ bandwidth and power inefficiency and has enjoyed wide industry adoption in recent years. Since this memory is integrated into a single package along with computation chips, it will take a bite out of the package’s power budget. To remedy this, we can use undervolting (also called voltage under- scaling). The downside of undervolting is that it can cause a malfunction in some parts of the device. In this work, we will present a high-level view of how the fidelity of HBM changes as we decrease its supply voltage.
CitacióNabavilarimi, S. How an undervolted high-bandwidth memory looks like. A: International Summer School on Advanced Computer Architecture and Compilation for High-Performance and Embedded Systems. "ACACES 2021 poster abstracts: September 15, 2021, Fiuggi, Italy". European Network of Excellence on High Performance and Embedded Architecture and Compilation (HiPEAC), 2021, p. 151-152. ISBN 978-88-905806-8-0.
ISBN978-88-905806-8-0
Fitxers | Descripció | Mida | Format | Visualitza |
---|---|---|---|---|
NabaviLarimi.pdf | 127,7Kb | Visualitza/Obre |