Mostra el registre d'ítem simple
Chrysso: an integrated power manager for constrained many-core processors
dc.contributor.author | Jha, Sudhanshu Shekhar |
dc.contributor.author | Heirman, Wim |
dc.contributor.author | Falcón Samper, Ayose Jesus |
dc.contributor.author | Carlson, Trevor E. |
dc.contributor.author | Van Craeynest, Kenzo |
dc.contributor.author | Tubella Murgadas, Jordi |
dc.contributor.author | González Colás, Antonio María |
dc.contributor.author | Eeckhout, Lieven |
dc.contributor.other | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
dc.date.accessioned | 2016-09-23T11:21:57Z |
dc.date.available | 2016-09-23T11:21:57Z |
dc.date.issued | 2015 |
dc.identifier.citation | Jha, S., Heirman, W., Falcón, A., Carlson, T., Van Craeynest, K., Tubella, J., González, A., Eeckhout, Lieven. Chrysso: an integrated power manager for constrained many-core processors. A: ACM International Conference on Computing Frontiers. "Proceedings of the 12th ACM International Conference on Computing Frontiers, CF 2015". Ischia: Association for Computing Machinery (ACM), 2015. |
dc.identifier.isbn | 9781450333580 |
dc.identifier.uri | http://hdl.handle.net/2117/90164 |
dc.description.abstract | Modern microprocessors are increasingly power-constrained as a result of slowed supply voltage scaling (end of Dennard scaling) in conjunction with the transistor density scaling (Moore's Law). Existing many-core power management techniques such as chip-wide/per-core DVFS, and core and cache adaptation are quite effective in isolation at moderate to high power budgets. However, for future many-core chip, the existing techniques do not scale well to large core counts, small time slices and stringent power budgets. We need a new solution that combines different adaptation and reconfiguration techniques. In this paper, we present Chrysso, an integrated, scalable and low-overhead power management framework. Chrysso consists of a three-step process: leveraging simple analytical performance and power models, pruning the search space early using local Pareto front generation, followed by global utility-based power allocation. This ensures scalable and effective dynamic adaptation of many-core processors at short time scales along multiple axes, including core, cache and per-core DVFS adaptations. By integrating multiple power management techniques into a common methodology, Chrysso provides significant performance improvements over isolated mechanisms within a given power budget without power-gating cores. On a 64-core system, Chrysso improves system throughput by 1.6× and 1.9× over core-gating at stringent power envelops for multi-program (SPEC) and multi-threaded (PARSEC) workloads, respectively. |
dc.language.iso | eng |
dc.publisher | Association for Computing Machinery (ACM) |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
dc.subject.lcsh | Microprocessors |
dc.subject.other | Analytical models |
dc.subject.other | Budget control |
dc.subject.other | Energy management |
dc.subject.other | Industrial management |
dc.subject.other | Power management |
dc.subject.other | Reconfigurable hardware |
dc.subject.other | Speed control |
dc.subject.other | Voltage scaling |
dc.subject.other | Analytical performance |
dc.subject.other | Management frameworks |
dc.subject.other | Many-core processors |
dc.subject.other | Micro architectures |
dc.subject.other | Modern microprocessor |
dc.subject.other | Power management techniques |
dc.subject.other | Supply-voltage scaling |
dc.subject.other | Three-step process |
dc.title | Chrysso: an integrated power manager for constrained many-core processors |
dc.type | Conference report |
dc.subject.lemac | Microprocessadors |
dc.contributor.group | Universitat Politècnica de Catalunya. ARCO - Microarquitectura i Compiladors |
dc.identifier.doi | 10.1145/2742854.2742885 |
dc.description.peerreviewed | Peer Reviewed |
dc.relation.publisherversion | http://dl.acm.org/citation.cfm?doid=2742854.2742885 |
dc.rights.access | Open Access |
local.identifier.drac | 18770168 |
dc.description.version | Postprint (author's final draft) |
local.citation.author | Jha, S.; Heirman, W.; Falcón, A.; Carlson, T.; Van Craeynest, K.; Tubella, J.; González, A.; Eeckhout, Lieven |
local.citation.contributor | ACM International Conference on Computing Frontiers |
local.citation.pubplace | Ischia |
local.citation.publicationName | Proceedings of the 12th ACM International Conference on Computing Frontiers, CF 2015 |
local.citation.startingPage | Article No. 19 |