ARCO - Microarquitectura i Compiladors
Les activitats de recerca del grup ARCO es centren en l'area de arquitectura de computadors, compiladors i el processament en paral·lel, amb especial èmfasi en la microarquitectura i les tècniques de generació de codi per a sistemes de computació fiables i eficients energèticament. Un dels seus principals enfocaments actuals és sobre sistemes de computació intel·ligents, on l'objectiu és dissenyar noves arquitectures per a l'aprenentatge automàtic, la visió per computador i el processament del llenguatge. L'altre enfocament principal és en els processadors gràfics tant per a càrregues de treball de propòsit general com per a aplicacions gràfiques.
El grup està format per professors i estudiants de la Universitat Politècnica de Catalunya, la Universitat de Múrcia i la Universitat Rovira i Virgili. El grup té un llarg historial de publicacions científiques, amb més de 500 articles d'investigació, i transferències de tecnologia, amb més de 50 patents.
Las actividades de investigación del grupo ARCO se centran en el área de arquitectura de computadores, compiladores y el procesamiento en paralelo, con especial énfasis en la microarquitectura y las técnicas de generación de código para sistemas de computación fiables y eficientes energéticamente. Uno de sus principales enfoques actuales es sobre sistemas de computación inteligentes, donde el objetivo es diseñar nuevas arquitecturas para el aprendizaje automático, la visión por computador y el procesamiento del lenguaje. El otro enfoque principal es en los procesadores gráficos tanto para cargas de trabajo de propósito general como para aplicaciones gráficas.
El grupo está formado por profesores y estudiantes de la Universidad Politécnica de Catalunya, la Universidad de Murcia y la Universidad Rovira i Virgili. El grupo tiene un largo historial de publicaciones científicas, con más de 500 artículos de investigación, y transferencias de tecnología, con más de 50 patentes.
The research activities of the ARCO group focus on computer architecture, compilers and parallel processing, with special emphasis on microarchitecture and code generation techniques for energy-efficient and reliable computing systems. One of its main current focuses is on intelligent computing systems, where the goal is to devise novel architectures for machine learning, computer vision, language processing. The other major focus is on graphics processors both for general-purpose and graphics workloads.
The group consists of faculty members and students from Polytechnic University of Catalonia, University of Murcia and Rovira i Virgili University. The group has a long track record of scientific publications, with more than 500 research papers, and technology transfers, with more than 50 patents.
The research activities of the ARCO group focus on computer architecture, compilers and parallel processing, with special emphasis on microarchitecture and code generation techniques for energy-efficient and reliable computing systems. One of its main current focuses is on intelligent computing systems, where the goal is to devise novel architectures for machine learning, computer vision, language processing. The other major focus is on graphics processors both for general-purpose and graphics workloads.
The group consists of faculty members and students from Polytechnic University of Catalonia, University of Murcia and Rovira i Virgili University. The group has a long track record of scientific publications, with more than 500 research papers, and technology transfers, with more than 50 patents.
Collections in this community
-
Articles de revista [60]
-
Reports de recerca [11]
Recent Submissions
-
Dynamic sampling rate: harnessing frame coherence in graphics applications for energy-efficient GPUs
(Springer Nature, 2022-04-10)
Article
Open AccessIn real-time rendering, a 3D scene is modelled with meshes of triangles that the GPU projects to the screen. They are discretized by sampling each triangle at regular space intervals to generate fragments which are then ... -
DTM-NUCA: dynamic texture mapping-NUCA for energy-efficient graphics rendering
(Institute of Electrical and Electronics Engineers (IEEE), 2022)
Conference report
Open AccessModern mobile GPUs integrate an increasing number of shader cores to speedup the execution of graphics workloads. Each core integrates a private Texture Cache to apply texturing effects on objects, which is backed-up by a ... -
TCOR: a tile cache with optimal replacement
(Institute of Electrical and Electronics Engineers (IEEE), 2022)
Conference report
Open AccessCache Replacement Policies are known to have an important impact on hit rates. The OPT replacement policy [27] has been formally proven as optimal for minimizing misses. Due to its need to look far ahead for future memory ... -
Fast and accurate SER estimation for large combinational blocks in early stages of the design
(Institute of Electrical and Electronics Engineers (IEEE), 2021-07-01)
Article
Open AccessSoft Error Rate (SER) estimation is an important challenge for integrated circuits because of the increased vulnerability brought by technology scaling. This paper presents a methodology to estimate in early stages of the ... -
Improving the energy efficiency of the graphics pipeline by reducing overshading
(2021)
Conference report
Open AccessThe most common task of GPUs is to render images in real time. When rendering a 3D scene, a key step is determining which parts of every object are visible in the final image. There are different approaches to solve the ... -
A low-power hardware accelerator for ORB feature extraction in self-driving cars
(Institute of Electrical and Electronics Engineers (IEEE), 2021)
Conference report
Open AccessSimultaneous Localization And Mapping (SLAM) is a key component for autonomous navigation. SLAM consists of building and creating a map of an unknown environment while keeping track of the exploring agent's location within ... -
Energy-efficient stream compaction through filtering and coalescing accesses in GPGPU memory partitions
(Institute of Electrical and Electronics Engineers (IEEE), 2021-08-13)
Article
Open AccessGraph-based applications are essential in emerging domains such as data analytics or machine learning. Data gathering in a knowledge-based society requires great data processing efficiency. High-throughput GPGPU architectures ... -
DNN pruning with principal component analysis and connection importance estimation
(2022-01)
Article
Open AccessDNN pruning reduces memory footprint and computational work of DNN-based solutions to improve performance and energy-efficiency. An effective pruning scheme should be able to systematically remove connections and/or neurons ... -
Omega-Test: A predictive early-Z culling to improve the graphics pipeline energy-efficiency
(2021-06-09)
Article
Open AccessThe most common task of GPUs is to render images in real time. When rendering a 3D scene, a key step is to determine which parts of every object are visible in the final image. There are different approaches to solve the ... -
Characterizing self-driving tasks in general-purpose architectures
(European Network of Excellence on High Performance and Embedded Architecture and Compilation (HiPEAC), 2021-09-15)
Part of book or chapter of book
Open AccessAutonomous Vehicles (AVs) have the potential to radically change the automotive industry. How- ever, computing solutions for AVs have to meet severe performance constraints to guarantee a safe driving experience. Current ... -
Trends in processor architecture
(Springer, 2019-01-01)
Part of book or chapter of book
Open AccessThis chapter presents an overview of the main trends in processor architecture. It starts with an analysis of the past evolution of processors and the main driving forces behind it, and then it focuses on a description of ... -
Boosting LSTM performance through dynamic precision selection
(Institute of Electrical and Electronics Engineers (IEEE), 2020)
Conference report
Open AccessThe use of low numerical precision is a fundamental optimization included in modern accelerators for Deep Neural Networks (DNNs). The number of bits of the numerical representation is set to the minimum precision that is ...
RSS 1.0