An enegy-efficient FPGA accelerator for convolutional neural networks

Abstract

This project focuses on a state-of-the-art DNN specifically build for image clas sification. We develop a new architecture design that will run on an experimental Intel accelerator platform called HARP. We obtain low-power solution and evaluate the possibilities and requierements of HARPplatform.