Validating a timing simulator for the NGMP multicore processor
Document typeConference report
PublisherEuropean Space Agency (ESA)
Rights accessOpen Access
All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder
ProjectCOMPUTACION DE ALTAS PRESTACIONES VII (MINECO-TIN2015-65316-P)
Timing simulation is a key element in multicore systems design. It enables a fast and cost effective design space exploration, allowing to simulate new architectural improvements without requiring RTL abstraction levels. Timing simulation also allows software developers to perform early testing of the timing behavior of their software without the need of buying the actual physical board, which can be very expensive when the board uses non-COTS technology. In this paper we present the validation of a timing simulator for the NGMP multicore processor, which is a 4 core processor being developed to become the reference platform for future missions of the European Space Agency.
CitationJalle, J., Abella, J., Fossati, L., Zulianello, M., Cazorla, F. Validating a timing simulator for the NGMP multicore processor. A: Data Systems in Aerospace Conference. "Proceedings of DASIA 2016: Data Systems in Aerospace, 10-12 May 2016, Tallinn, Estonia". Tallinn: European Space Agency (ESA), 2016, p. 1-5.