Random Modulo: A new processor cache design for real-time critical systems
Visualitza/Obre
Cita com:
hdl:2117/99585
Tipus de documentComunicació de congrés
Data publicació2016
EditorInstitute of Electrical and Electronics Engineers (IEEE)
Condicions d'accésAccés obert
Tots els drets reservats. Aquesta obra està protegida pels drets de propietat intel·lectual i
industrial corresponents. Sense perjudici de les exempcions legals existents, queda prohibida la seva
reproducció, distribució, comunicació pública o transformació sense l'autorització del titular dels drets
ProjecteCOMPUTACION DE ALTAS PRESTACIONES VII (MINECO-TIN2015-65316-P)
PROBABILISTIC TIMING ANALYSIS OF HIGH-PERFORMANCE AND RELIABLE PROCESSORS (MINECO-TIN2014-60404-JIN)
RYC-2013-14717 (MINECO-RYC-2013-14717)
RYC-2013-14717 (MINECO-RYC-2013-14717)
COMPUTACION DE ALTAS PRESTACIONES VII (MINECO-TIN2015-65316-P)
HiPEAC - High Performance and Embedded Architecture and Compilation (EC-H2020-687698)
PROBABILISTIC TIMING ANALYSIS OF HIGH-PERFORMANCE AND RELIABLE PROCESSORS (MINECO-TIN2014-60404-JIN)
PROBABILISTIC TIMING ANALYSIS OF HIGH-PERFORMANCE AND RELIABLE PROCESSORS (MINECO-TIN2014-60404-JIN)
RYC-2013-14717 (MINECO-RYC-2013-14717)
RYC-2013-14717 (MINECO-RYC-2013-14717)
COMPUTACION DE ALTAS PRESTACIONES VII (MINECO-TIN2015-65316-P)
HiPEAC - High Performance and Embedded Architecture and Compilation (EC-H2020-687698)
PROBABILISTIC TIMING ANALYSIS OF HIGH-PERFORMANCE AND RELIABLE PROCESSORS (MINECO-TIN2014-60404-JIN)
Abstract
Cache memories have a huge impact on software's worst-case execution time (WCET). While enabling the seamless use of caches is key to provide the increasing levels of (guaranteed) performance required by automotive software, caches complicate timing analysis. In the context of Measurement-Based Probabilistic Timing Analysis (MBPTA) - a promising technique to ease timing analyis of complex hardware - we propose Random Modulo (RM), a new cache design that provides the probabilistic behavior required by MBPTA and with the following advantages over existing MBPTA-compliant cache designs: (i) an outstanding reduction in WCET estimates, (ii) lower latency and area overhead, and (iii) competitive average performance w.r.t conventional caches.
CitacióHernández, C., Abella, J., Gianarro, A., Andersson, J., Cazorla, F. Random Modulo: A new processor cache design for real-time critical systems. A: Design Automation Conference. "Proceedings of the 2016 53rd ACM/EDAC/IEEE Design Automation Conference (DAC)". Austin, TX: Institute of Electrical and Electronics Engineers (IEEE), 2016, p. 1-6.
ISBN978-1-4673-8729-3
Versió de l'editorhttp://ieeexplore.ieee.org/abstract/document/7544273/
Fitxers | Descripció | Mida | Format | Visualitza |
---|---|---|---|---|
Random Modulo a New Processor Cache Design.pdf | 1,317Mb | Visualitza/Obre |