MUSA: a multi-level simulation approach for next-generation HPC machines
Ver/Abrir
MUSA A Multi-Level Simulation Approach.pdf (580,6Kb) (Acceso restringido)
Solicitud de copia al autor
Què és aquest botó?
Aquest botó permet demanar una còpia d'un document restringit a l'autor. Es mostra quan:
- Disposem del correu electrònic de l'autor
- El document té una mida inferior a 20 Mb
- Es tracta d'un document d'accés restringit per decisió de l'autor o d'un document d'accés restringit per política de l'editorial
Tipo de documentoTexto en actas de congreso
Fecha de publicación2016
EditorInstitute of Electrical and Electronics Engineers (IEEE)
Condiciones de accesoAcceso restringido por política de la editorial
ProyectoROMOL - Riding on Moore's Law (EC-FP7-321253)
Mont-Blanc 3 - Mont-Blanc 3, European scalable and power efficient HPC platformbased on low-power embedded technology (EC-H2020-671697)
Mont-Blanc 3 - Mont-Blanc 3, European scalable and power efficient HPC platformbased on low-power embedded technology (EC-H2020-671697)
Resumen
The complexity of High Performance Computing (HPC) systems is increasing in the number of components and their heterogeneity. Interactions between software and hardware involve many different aspects which are typically not transparent to scientific programmers and system architects. Therefore, predicting the behavior of current scientific applications on future HPC infrastructures is a challenging task.
In this paper we present MUSA, an end-to-end methodology that employs a multi-level simulation infrastructure. By combining different levels of abstraction, MUSA is able to model the communication network, microarchitectural details and system software interactions, providing different trade-offs in terms of simulation cost and accuracy. We compare detailed MUSA simulations with native executions of up to 2,048 cores and find relative errors that are within 10% in the common case. In addition, we use MUSA to simulate up to 16,384 cores and successfully identify scalability bottlenecks due to different factors, e.g. memory contention or load imbalance. We also compare different system configurations, showing how MUSA can help system designers to assess the usefulness of future technologies in next-generation HPC machines.
CitaciónGrass, T., Allande, C., Armejach, A., Rico, A., Ayguade, E., Labarta, J., Valero, M., Casas, M., Moreto, M. MUSA: a multi-level simulation approach for next-generation HPC machines. A: International Conference for High Performance Computing, Networking, Storage and Analysis. "SC'16: International Conference for High Performance Computing, Networking, Storage and Analysis: proceedings: Salt Lake City, UT, USA: November 13-18, 2016". Salt Lake City, UT: Institute of Electrical and Electronics Engineers (IEEE), 2016.
ISBN978-1-4673-8815-3
Versión del editorhttp://dl.acm.org/citation.cfm?id=3014965
Ficheros | Descripción | Tamaño | Formato | Ver |
---|---|---|---|---|
MUSA A Multi-Level Simulation Approach.pdf![]() | 580,6Kb | Acceso restringido |
Todos los derechos reservados.Esta obra
está protegida por los derechos de propiedad intelectual e industrial. Sin perjuicio de las exenciones legales
existentes, queda prohibida su reproducción, distribución, comunicación pública o transformación sin la
autorización del titular de los derechos