Ir al contenido (pulsa Retorno)

Universitat Politècnica de Catalunya

    • Català
    • Castellano
    • English
    • LoginRegisterLog in (no UPC users)
  • mailContact Us
  • world English 
    • Català
    • Castellano
    • English
  • userLogin   
      LoginRegisterLog in (no UPC users)

UPCommons. Global access to UPC knowledge

58.785 UPC E-Prints
You are here:
View Item 
  •   DSpace Home
  • E-prints
  • Departaments
  • Departament d'Arquitectura de Computadors
  • Articles de revista
  • View Item
  •   DSpace Home
  • E-prints
  • Departaments
  • Departament d'Arquitectura de Computadors
  • Articles de revista
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Late allocation and early release of physical registers

Thumbnail
View/Open
01327576.pdf (1,643Mb)
Share:
 
 
10.1109/TC.2004.79
 
  View Usage Statistics
Cita com:
hdl:2117/98349

Show full item record
Monreal Arnal, TeresaMés informacióMés informacióMés informació
Viñals Yufera, Víctor
González González, José
González Colás, Antonio MaríaMés informacióMés informacióMés informació
Valero Cortés, MateoMés informacióMés informacióMés informació
Document typeArticle
Defense date2004-10
Rights accessOpen Access
All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder
Abstract
The register file is one of the critical components of current processors in terms of access time and power consumption. Among other things, the potential to exploit instruction-level parallelism is closely related to the size and number of ports of the register file. In conventional register renaming schemes, both register allocation and releasing are conservatively done, the former at the rename stage, before registers are loaded with values, and the latter at the commit stage of the instruction redefining the same register, once registers are not used any more. We introduce VP-LAER, a renaming scheme that allocates registers later and releases them earlier than conventional schemes. Specifically, physical registers are allocated at the end of the execution stage and released as soon as the processor realizes that there will be no further use of them. VP-LAER enhances register utilization, that is, the fraction of allocated registers having a value to be read in the future. Detailed cycle-level simulations show either a significant speedup for a given register file size or a reduction in the register file size for a given performance level, especially for floating-point codes, where the register file pressure is usually high.
CitationMonreal, T., Viñals, V., González, J., González, A., Valero, M. Late allocation and early release of physical registers. "IEEE transactions on computers", Octubre 2004, vol. 53, núm. 10, p. 1244-1259. 
URIhttp://hdl.handle.net/2117/98349
DOI10.1109/TC.2004.79
ISSN0018-9340
Publisher versionhttp://ieeexplore.ieee.org/document/1327576/
Collections
  • Departament d'Arquitectura de Computadors - Articles de revista [957]
  • CAP - Grup de Computació d'Altes Prestacions - Articles de revista [380]
  • ARCO - Microarquitectura i Compiladors - Articles de revista [67]
Share:
 
  View Usage Statistics

Show full item record

FilesDescriptionSizeFormatView
01327576.pdf1,643MbPDFView/Open

Browse

This CollectionBy Issue DateAuthorsOther contributionsTitlesSubjectsThis repositoryCommunities & CollectionsBy Issue DateAuthorsOther contributionsTitlesSubjects

© UPC Obrir en finestra nova . Servei de Biblioteques, Publicacions i Arxius

info.biblioteques@upc.edu

  • About This Repository
  • Contact Us
  • Send Feedback
  • Inici de la pàgina