WiSync: an architecture for fast synchronization through on-chip wireless communication
Rights accessOpen Access
In shared-memory multiprocessing, fine-grain synchronization is challenging because it requires frequent communication. As technology scaling delivers larger manycore chips, such pattern is expected to remain costly to support.; In this paper, we propose to address this challenge by using on-chip wireless communication. Each core has a transceiver and an antenna to communicate with all the other cores. This environment supports very low latency global communication. Our architecture, called WiSync, uses a per-core Broadcast Memory (BM). When a core writes to its BM, all the other 100+ BMs get updated in less than 10 processor cycles. We also use a second wireless channel with cheaper transfers to execute barriers efficiently. WiSync supports multiprogramming, virtual memory, and context switching. Our evaluation with simulations of 128-threaded kernels and 64-threaded applications shows that WiSync speeds-up synchronization substantially. Compared to using advanced conventional synchronization, WiSync attains an average speedup of nearly one order of magnitude for the kernels, and 1.12 for PARSEC and SPLASH-2.
CitationAbadal, S., Albert Cabellos-Aparicio, Alarcon, E., Torrellas, J. WiSync: an architecture for fast synchronization through on-chip wireless communication. "ACM SIGPLAN notices", 1 Abril 2016, vol. 51, núm. 4, p. 3-17.
- Departament d'Arquitectura de Computadors - Articles de revista 
- Departament d'Enginyeria Electrònica - Articles de revista [1.373]
- EPIC - Energy Processing and Integrated Circuits - Articles de revista 
- CBA - Sistemes de Comunicacions i Arquitectures de Banda Ampla - Articles de revista