Ir al contenido (pulsa Retorno)

Universitat Politècnica de Catalunya

    • Català
    • Castellano
    • English
    • LoginRegisterLog in (no UPC users)
  • mailContact Us
  • world English 
    • Català
    • Castellano
    • English
  • userLogin   
      LoginRegisterLog in (no UPC users)

UPCommons. Global access to UPC knowledge

Banner header
69.092 UPC E-Prints
You are here:
View Item 
  •   DSpace Home
  • E-prints
  • Centres de recerca
  • BSC - Barcelona Supercomputing Center
  • Computer Sciences
  • Ponències/Comunicacions de congressos
  • View Item
  •   DSpace Home
  • E-prints
  • Centres de recerca
  • BSC - Barcelona Supercomputing Center
  • Computer Sciences
  • Ponències/Comunicacions de congressos
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

CATA: Criticality aware task acceleration for multicore processors

Thumbnail
View/Open
CATA+Criticality+Aware+Task+Acceleration.pdf (1,196Mb)
 
10.1109/IPDPS.2016.49
 
  View UPCommons Usage Statistics
  LA Referencia / Recolecta stats
Includes usage data since 2022
Cita com:
hdl:2117/90643

Show full item record
Castillo, Emilio
Moretó Planas, MiquelMés informacióMés informacióMés informació
Casas, MarcMés informació
Álvarez Martí, LlucMés informació
Vallejo, Enrique
Chronaki, Kallia
Badia Sala, Rosa MariaMés informacióMés informacióMés informació
Bosque Orero, José Luis
Beivide Palacio, Julio Ramón
Ayguadé Parra, EduardMés informacióMés informacióMés informació
Labarta Mancho, Jesús JoséMés informacióMés informacióMés informació
Valero Cortés, MateoMés informacióMés informacióMés informació
Document typeConference report
Defense date2016
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Rights accessOpen Access
All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder
ProjectCOMPUTACION DE ALTAS PRESTACIONES VII (MINECO-TIN2015-65316-P)
JERARQUIA DE MEMORIA Y APLICACIONES (MINECO-TIN2013-46957-C2-1-P)
ROMOL - Riding on Moore's Law (EC-FP7-321253)
Mont-Blanc 3 - Mont-Blanc 3, European scalable and power efficient HPC platform based on low-power embedded technology (EC-H2020-671697)
Abstract
Managing criticality in task-based programming models opens a wide range of performance and power optimization opportunities in future manycore systems. Criticality aware task schedulers can benefit from these opportunities by scheduling tasks to the most appropriate cores. However, these schedulers may suffer from priority inversion and static binding problems that limit their expected improvements. Based on the observation that task criticality information can be exploited to drive hardware reconfigurations, we propose a Criticality Aware Task Acceleration (CATA) mechanism that dynamically adapts the computational power of a task depending on its criticality. As a result, CATA achieves significant improvements over a baseline static scheduler, reaching average improvements up to 18.4% in execution time and 30.1% in Energy-Delay Product (EDP) on a simulated 32-core system. The cost of reconfiguring hardware by means of a software-only solution rises with the number of cores due to lock contention and reconfiguration overhead. Therefore, novel architectural support is proposed to eliminate these overheads on future manycore systems. This architectural support minimally extends hardware structures already present in current processors, which allows further improvements in performance with negligible overhead. As a consequence, average improvements of up to 20.4% in execution time and 34.0% in EDP are obtained, outperforming state-of-the-art acceleration proposals not aware of task criticality.
CitationCastillo, E., Moreto, M., Casas, M., Álvarez, Ll., Vallejo, E., Chronaki, K., Badia, R.M., Bosque, J., Beivide, R., Ayguadé, E., Labarta, J., Valero, M. CATA: Criticality aware task acceleration for multicore processors. A: IEEE International Parallel and Distributed Processing Symposium. "IPDPS 2016: 2016 IEEE 30th International Parallel and Distributed Processing Symposium: proceedings". Chicago, Illinois: Institute of Electrical and Electronics Engineers (IEEE), 2016, p. 413-422. 
URIhttp://hdl.handle.net/2117/90643
DOI10.1109/IPDPS.2016.49
ISBN978-1-5090-2140-6
Publisher versionhttp://ieeexplore.ieee.org/document/7516037/
Collections
  • Computer Sciences - Ponències/Comunicacions de congressos [624]
  • CAP - Grup de Computació d'Altes Prestacions - Ponències/Comunicacions de congressos [784]
  • Departament d'Arquitectura de Computadors - Ponències/Comunicacions de congressos [2.052]
  View UPCommons Usage Statistics

Show full item record

FilesDescriptionSizeFormatView
CATA+Criticality+Aware+Task+Acceleration.pdf1,196MbPDFView/Open

Browse

This CollectionBy Issue DateAuthorsOther contributionsTitlesSubjectsThis repositoryCommunities & CollectionsBy Issue DateAuthorsOther contributionsTitlesSubjects

© UPC Obrir en finestra nova . Servei de Biblioteques, Publicacions i Arxius

info.biblioteques@upc.edu

  • About This Repository
  • Metadata under:Metadata under CC0
  • Contact Us
  • Send Feedback
  • Privacy Settings
  • Inici de la pàgina