Show simple item record

dc.contributor.authorGarcía Leyva, Lancelot
dc.contributor.authorCalomarde Palomino, Antonio
dc.contributor.authorMoll Echeto, Francisco de Borja
dc.contributor.authorRubio Sola, Jose Antonio
dc.contributor.otherUniversitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica
dc.date.accessioned2010-09-15T10:49:43Z
dc.date.available2010-09-15T10:49:43Z
dc.date.created2010
dc.date.issued2010
dc.identifier.citationGarcía, L. [et al.]. Turtle Logic: A new probabilistic design methodology of nanoscale digital circuits. A: IEEE international Midwest Symposium on Circuits and Systems. "53rd IEEE international Midwest Symposium on Circuits and Systems". Seattle, WA,: IEEE Press. Institute of Electrical and Electronics Engineers, 2010, p. 1101-1104.
dc.identifier.urihttp://hdl.handle.net/2117/8873
dc.description.abstractAs devices and operating voltages are scaled down, future circuits will be plagued by higher soft error rates, reduced noise margins and defective devices. A key challenge for the future technologies is to retain circuit reliability in the presence of faults and noise. The Turtle Logic (TL) is a new probabilistic logic method based on port redundancy and complementary data, oriented to emerging and beyond CMOS technologies. The TL is a technology independent method, which aims to improve tolerance to errors due to noise in single gates, logic blocks or functional units. The TL operation is based on the consistency relation of redundant inputs. In case of discrepancy, the output of the system keeps the previous value, therefore avoiding the propagation of incorrect inputs. Simulations show an excellent performance of TL in the presence of large random noise at the inputs, as well as intrinsic noise (thermal noise and flicker noise) and shot noise in the power source.
dc.format.extent4 p.
dc.language.isoeng
dc.publisherIEEE Press. Institute of Electrical and Electronics Engineers
dc.subjectÀrees temàtiques de la UPC::Enginyeria electrònica::Circuits electrònics
dc.subject.lcshNanoscale electronic devices
dc.titleTurtle Logic: A new probabilistic design methodology of nanoscale digital circuits
dc.typeConference report
dc.subject.lemacCircuits digitals -- Disseny
dc.subject.lemacNanotecnologia
dc.contributor.groupUniversitat Politècnica de Catalunya. HIPICS - Grup de Circuits i Sistemes Integrats d'Altes Prestacions
dc.identifier.doi10.1109/MWSCAS.2010.5548845
dc.description.peerreviewedPeer Reviewed
dc.relation.publisherversionhttp://ieeexplore.ieee.org/search/searchresult.jsp?newsearch=true&queryText=10.1109%2FMWSCAS.2010.5548845&x=50&y=19&tag=1
dc.rights.accessOpen Access
local.identifier.drac2640261
dc.description.versionPostprint (published version)
local.citation.authorGarcía, L.; Calomarde, A.; Moll, F.; Rubio, J.
local.citation.contributorIEEE international Midwest Symposium on Circuits and Systems
local.citation.pubplaceSeattle, WA,
local.citation.publicationName53rd IEEE international Midwest Symposium on Circuits and Systems
local.citation.startingPage1101
local.citation.endingPage1104


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record

All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder