Mostra el registre d'ítem simple

dc.contributor.authorÁlvarez Martí, Lluc
dc.contributor.authorMoreto Planas, Miquel
dc.contributor.authorCasas Guix, Marc
dc.contributor.authorCastillo Villar, Emilio
dc.contributor.authorMartorell Bofill, Xavier
dc.contributor.authorLabarta Mancho, Jesús José
dc.contributor.authorAyguadé Parra, Eduard
dc.contributor.authorValero Cortés, Mateo
dc.contributor.otherUniversitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors
dc.date.accessioned2016-07-07T09:32:56Z
dc.date.available2016-07-07T09:32:56Z
dc.date.issued2015
dc.identifier.citationÁlvarez, Ll., Moreto, M., Casas, M., Castillo, E., Martorell, X., Labarta, J., Ayguadé, E., Valero, M. Runtime-guided management of scratchpad memories in multicore architectures. A: International Conference on Parallel Architectures and Compilation Techniques. "24th International Conference on Parallel Architecture and Compilation: 18–21 October 2015, San Francisco: proceedings". San Francisco, CA: Institute of Electrical and Electronics Engineers (IEEE), 2015, p. 379-391.
dc.identifier.isbn978-1-4673-9524-3
dc.identifier.urihttp://hdl.handle.net/2117/88597
dc.description© 2015 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
dc.description.abstractThe increasing number of cores and the anticipated level of heterogeneity in upcoming multicore architectures cause important problems in traditional cache hierarchies. A good way to alleviate these problems is to add scratchpad memories alongside the cache hierarchy, forming a hybrid memory hierarchy. This memory organization has the potential to improve performance and to reduce the power consumption and the on-chip network traffic, but exposing such a complex memory model to the programmer has a very negative impact on the programmability of the architecture. Emerging task-based programming models are a promising alternative to program heterogeneous multicore architectures. In these models the runtime system manages the execution of the tasks on the architecture, allowing them to apply many optimizations in a generic way at the runtime system level. This paper proposes giving the runtime system the responsibility to manage the scratchpad memories of a hybrid memory hierarchy in multicore processors, transparently to the programmer. In the envisioned system, the runtime system takes advantage of the information found in the task dependences to map the inputs and outputs of a task to the scratchpad memory of the core that is going to execute it. In addition, the paper exploits two mechanisms to overlap the data transfers with computation and a locality-aware scheduler to reduce the data motion. In a 32-core multicore architecture, the hybrid memory hierarchy outperforms cache-only hierarchies by up to 16%, reduces on-chip network traffic by up to 31% and saves up to 22% of the consumed power.
dc.format.extent13 p.
dc.language.isoeng
dc.publisherInstitute of Electrical and Electronics Engineers (IEEE)
dc.subjectÀrees temàtiques de la UPC::Informàtica::Arquitectura de computadors
dc.subject.lcshCache memory
dc.subject.lcshMultiprocessors
dc.subject.otherScratchpad memories
dc.subject.otherTask-based programming models
dc.titleRuntime-guided management of scratchpad memories in multicore architectures
dc.typeConference report
dc.subject.lemacMemòria ràpida de treball (Informàtica)
dc.subject.lemacMultiprocessadors
dc.contributor.groupUniversitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions
dc.identifier.doi10.1109/PACT.2015.26
dc.description.peerreviewedPeer Reviewed
dc.relation.publisherversionhttp://dx.doi.org/10.1109/PACT.2015.26
dc.rights.accessOpen Access
drac.iddocument18711449
dc.description.versionPostprint (author's final draft)
upcommons.citation.authorÁlvarez, Ll., Moreto, M., Casas, M., Castillo, E., Martorell, X., Labarta, J., Ayguadé, E., Valero, M.
upcommons.citation.contributorInternational Conference on Parallel Architectures and Compilation Techniques
upcommons.citation.pubplaceSan Francisco, CA
upcommons.citation.publishedtrue
upcommons.citation.publicationName24th International Conference on Parallel Architecture and Compilation: 18–21 October 2015, San Francisco: proceedings
upcommons.citation.startingPage379
upcommons.citation.endingPage391


Fitxers d'aquest items

Thumbnail

Aquest ítem apareix a les col·leccions següents

Mostra el registre d'ítem simple

Tots els drets reservats. Aquesta obra està protegida pels drets de propietat intel·lectual i industrial corresponents. Sense perjudici de les exempcions legals existents, queda prohibida la seva reproducció, distribució, comunicació pública o transformació sense l'autorització del titular dels drets