Show simple item record

dc.contributor.authorCasas, Marc
dc.contributor.authorBronevetsky, Greg
dc.contributor.otherBarcelona Supercomputing Center
dc.date.accessioned2016-04-26T14:37:20Z
dc.date.available2016-04-26T14:37:20Z
dc.date.issued2016
dc.identifier.citationCasas, Marc; Bronevetsky, Greg. Evaluation of HPC applications’ Memory Resource Consumption via Active Measurement. "IEEE Transactions on Parallel & Distributed Systems", 2016, vol. 1.
dc.identifier.issn1045-9219
dc.identifier.urihttp://hdl.handle.net/2117/86208
dc.description.abstractAs the number of compute cores per chip continues to rise faster than the total amount of available memory, applications will become increasingly starved for memory storage capacity and bandwidth, making the problem of performance optimization even more critical. Also, understanding and optimizing the usage of an increasing number of hierarchical memory levels and complex cache management policies is becoming a very hard task. We propose a methodology for measuring and modeling the performance of hierarchical memories in terms of the application’s utilization of the key memory resources: capacity of a given memory level and bandwidth between two levels. This is done by actively interfering with the application’s use of these resources. The application’s sensitivity to reduced resource availability is measured by observing the effect of interference on application performance. The resulting resource-oriented model of performance both greatly simplifies application performance analysis and makes it possible to predict an application’s performance when running with various resource constraints. This is useful to predict performance for future memory-constrained architectures. This paper applies the proposed methodology to 6 important and well known High Performance Computing (HPC) codes to show the strength and the potential of analysis based on resource-oriented measurements.
dc.format.extent14 p.
dc.language.isoeng
dc.publisherIEE
dc.subjectÀrees temàtiques de la UPC::Enginyeria electrònica
dc.subject.lcshMemory hierarchy (Computer science)
dc.subject.lcshHigh performance computing
dc.subject.otherMulti-core architectures
dc.subject.otherMemory Hierarchy
dc.subject.otherPerformance Analysis
dc.titleEvaluation of HPC applications’ Memory Resource Consumption via Active Measurement
dc.typeArticle
dc.subject.lemacSupercomputadors
dc.subject.lemacMemòria jeràrquica (Informàtica)
dc.identifier.doi10.1109/TPDS.2015.2506563
dc.description.peerreviewedPeer Reviewed
dc.relation.publisherversionhttps://www.computer.org/csdl/trans/td/preprint/07349236-abs.html
dc.rights.accessOpen Access
dc.description.versionPostprint (author's final draft)
dc.relation.projectidinfo:eu-repo/grantAgreement/EC/FP7/321253/EU/Riding on Moore's Law/ROMOL
local.citation.publicationNameIEEE Transactions on Parallel & Distributed Systems
local.citation.volume1


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record

All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder