Analog circuits testing using digitally coded indirect measurements
07127357.pdf (1,592Mb) (Restricted access) Request copy
Què és aquest botó?
Aquest botó permet demanar una còpia d'un document restringit a l'autor. Es mostra quan:
- Disposem del correu electrònic de l'autor
- El document té una mida inferior a 20 Mb
- Es tracta d'un document d'accés restringit per decisió de l'autor o d'un document d'accés restringit per política de l'editorial
Document typeConference report
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Rights accessRestricted access - publisher's policy
Testing mixed-signal circuits is a challenging task requiring high amounts of human and technical resources. To overcome these drawbacks, indirect testing methods have been adopted as an efficient solution to perform specification based tests using easy to measure CUT information. In this work, the acceptance/rejection regions are encoded using octrees with arbitrary precision regardless of the complexity of the boundary separating these regions. The strategy relies on two phases: (1) A statistical training phase generates the circuit samples to encode the acceptance/rejection regions using octrees. (2) The testing phase corresponds to the actual production testing of the fabricated ICs. The first phase is performed only once and requires sufficient samples of each pass/fail region to generate the octree under realistic CUT variations. The second phase is fast and only requires to evaluate the octree using the measures of the tested IC. In order to illustrate the proposal, the method has been applied to test a band-pass Biquad filter. Successful simulation results are reported showing considerable advantages in terms of test application time.
CitationÁlvaro Gómez-Pau, Balado, L., Figueras, J. Analog circuits testing using digitally coded indirect measurements. A: International Conference on Design & Technology of Integrated Systems in Nanoscale Era. "2015 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS 2015): Napoli, Italy: 21–23 April 2015". Napoli: Institute of Electrical and Electronics Engineers (IEEE), 2015, p. 57-62.