Ir al contenido (pulsa Retorno)

Universitat Politècnica de Catalunya

    • Català
    • Castellano
    • English
    • LoginRegisterLog in (no UPC users)
  • mailContact Us
  • world English 
    • Català
    • Castellano
    • English
  • userLogin   
      LoginRegisterLog in (no UPC users)

UPCommons. Global access to UPC knowledge

57.066 UPC E-Prints
You are here:
View Item 
  •   DSpace Home
  • E-prints
  • Departaments
  • Departament d'Arquitectura de Computadors
  • Articles de revista
  • View Item
  •   DSpace Home
  • E-prints
  • Departaments
  • Departament d'Arquitectura de Computadors
  • Articles de revista
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

AMC: Advanced Multi-accelerator Controller

Thumbnail
View/Open
AMC(Parco).pdf (5,586Mb)
Share:
 
 
10.1016/j.parco.2014.10.003
 
  View Usage Statistics
Cita com:
hdl:2117/78376

Show full item record
Hussain, Tassadaq
Haider, Amna
Gursal, Shakaib A.
Ayguadé Parra, EduardMés informacióMés informacióMés informació
Document typeArticle
Defense date2015-01
Rights accessOpen Access
Attribution-NonCommercial-NoDerivs 3.0 Spain
Except where otherwise noted, content on this work is licensed under a Creative Commons license : Attribution-NonCommercial-NoDerivs 3.0 Spain
Abstract
The rapid advancement, use of diverse architectural features and introduction of High Level Synthesis (HLS) tools in FPGA technology have enhanced the capacity of data-level parallelism on a chip. A generic FPGA based HLS multi-accelerator system requires a microprocessor (master core) that manages memory and schedules accelerators. In a real environment, such HLS multi-accelerator systems do not give a perfect performance due to memory bandwidth issues. Thus, a system demands a memory manager and a scheduler that improves performance by managing and scheduling the multi-accelerator’s memory access patterns efficiently. In this article, we propose the integration of an intelligent memory system and efficient scheduler in the HLS-based multi-accelerator environment called Advanced Multi-accelerator Controller (AMC). The AMC system is evaluated with memory intensive accelerators, High Performance Computing (HPC) applications and implemented and tested on a Xilinx Virtex-5 ML505 evaluation FPGA board. The performance of the system is compared against the microprocessor-based systems that have been integrated with the operating system. Results show that the AMC based HLS multi-accelerator system achieves 10.4x and 7x of speedup compared to the MicroBlaze and Intel Core based HLS multi-accelerator systems.
CitationHussain, T., Haider, A., Gursal, S., Ayguade, E. AMC: Advanced Multi-accelerator Controller. "Parallel computing", Gener 2015, vol. 41, p. 14-30. 
URIhttp://hdl.handle.net/2117/78376
DOI10.1016/j.parco.2014.10.003
ISSN0167-8191
Publisher versionhttp://www.sciencedirect.com/science/article/pii/S0167819114001264
Collections
  • Departament d'Arquitectura de Computadors - Articles de revista [910]
  • CAP - Grup de Computació d'Altes Prestacions - Articles de revista [370]
Share:
 
  View Usage Statistics

Show full item record

FilesDescriptionSizeFormatView
AMC(Parco).pdf5,586MbPDFView/Open

Browse

This CollectionBy Issue DateAuthorsOther contributionsTitlesSubjectsThis repositoryCommunities & CollectionsBy Issue DateAuthorsOther contributionsTitlesSubjects

© UPC Obrir en finestra nova . Servei de Biblioteques, Publicacions i Arxius

info.biblioteques@upc.edu

  • About This Repository
  • Contact Us
  • Send Feedback
  • Inici de la pàgina