Ir al contenido (pulsa Retorno)

Universitat Politècnica de Catalunya

    • Català
    • Castellano
    • English
    • LoginRegisterLog in (no UPC users)
  • mailContact Us
  • world English 
    • Català
    • Castellano
    • English
  • userLogin   
      LoginRegisterLog in (no UPC users)

UPCommons. Global access to UPC knowledge

58.848 UPC E-Prints
You are here:
View Item 
  •   DSpace Home
  • E-prints
  • Grups de recerca
  • HIPICS - High Performance Integrated Circuits and Systems
  • Ponències/Comunicacions de congressos
  • View Item
  •   DSpace Home
  • E-prints
  • Grups de recerca
  • HIPICS - High Performance Integrated Circuits and Systems
  • Ponències/Comunicacions de congressos
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Local variations compensation with DLL-based body bias generator for UTBB FD-SOI technology

Thumbnail
View/Open
Post-Print (426,5Kb) (Restricted access)   Request copy 

Què és aquest botó?

Aquest botó permet demanar una còpia d'un document restringit a l'autor. Es mostra quan:

  • Disposem del correu electrònic de l'autor
  • El document té una mida inferior a 20 Mb
  • Es tracta d'un document d'accés restringit per decisió de l'autor o d'un document d'accés restringit per política de l'editorial
Share:
 
 
10.1109/NEWCAS.2015.7182005
 
  View Usage Statistics
Cita com:
hdl:2117/78249

Show full item record
Mauricio Ferré, Juan
Moll Echeto, Francisco de BorjaMés informacióMés informacióMés informació
Document typeConference report
Defense date2015
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Rights accessRestricted access - publisher's policy
Attribution-NonCommercial-NoDerivs 3.0 Spain
Except where otherwise noted, content on this work is licensed under a Creative Commons license : Attribution-NonCommercial-NoDerivs 3.0 Spain
Abstract
Local variations are increasingly important in new technologies. This paper presents the design of adaptive circuits based on the concept of Adaptive Body Bias Islands and a Forward and Reverse Body Bias Generator for FDSOI technology. The proposed Body Bias generator design, based on a DLL, allows a 70% area reduction compared to the DACbased conventional design and reduces local variability by 85%. This closed loop implementation also allows to track runtime variations.
CitationMauricio, J., Moll, F. Local variations compensation with DLL-based body bias generator for UTBB FD-SOI technology. A: International New Circuits and Systems Conference. "NEWCAS 2015: 13th IEEE International NEW Circuits and Systems Conference (NEWCAS): conference proceedings: June 7-10 2015, Grenoble, France". Grenoble: Institute of Electrical and Electronics Engineers (IEEE), 2015. 
URIhttp://hdl.handle.net/2117/78249
DOI10.1109/NEWCAS.2015.7182005
Publisher versionhttp://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=7182005
Collections
  • HIPICS - High Performance Integrated Circuits and Systems - Ponències/Comunicacions de congressos [144]
  • Departament d'Enginyeria Electrònica - Ponències/Comunicacions de congressos [1.626]
Share:
 
  View Usage Statistics

Show full item record

FilesDescriptionSizeFormatView
BBIASGEN_NEWCAS_2015_UPC-postprint.pdfBlockedPost-Print426,5KbPDFRestricted access

Browse

This CollectionBy Issue DateAuthorsOther contributionsTitlesSubjectsThis repositoryCommunities & CollectionsBy Issue DateAuthorsOther contributionsTitlesSubjects

© UPC Obrir en finestra nova . Servei de Biblioteques, Publicacions i Arxius

info.biblioteques@upc.edu

  • About This Repository
  • Contact Us
  • Send Feedback
  • Inici de la pàgina