UPCommons està en procés de migració del dia 10 fins al 14 Juliol. L’autentificació està deshabilitada per evitar canvis durant aquesta migració.
A retargetable and accurate methodology for logic-IP-internal electromigration assessment

View/Open
Cita com:
hdl:2117/76990
Document typeConference report
Defense date2015
Rights accessOpen Access
All rights reserved. This work is protected by the corresponding intellectual and industrial
property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public
communication or transformation of this work are prohibited without permission of the copyright holder
Abstract
A new methodology for SoC-level logic-IP-internal EM verification is presented, which provides an on-the-fly retargeting capability for reliability constraints. This flexibility is available at the design verification stage, in the form of allowing arbitrary specifications (of lifetimes, temperatures, voltages and failure rates), as well as interoperability of IPs across foundries. The methodology is characterization- and reuse-based, and naturally incorporates complex effects such as clock gating and variable switching rates at different pins. The benefit from such a framework is demonstrated on a 28nm design, with close SPICE-correlation and verification in a retargeted reliability condition.
CitationJain, P., Sapatnekar, S., Cortadella, J. A retargetable and accurate methodology for logic-IP-internal electromigration assessment. A: Asia and South Pacific Design Automation Conference. "2015 20th Asia and South Pacific Design Automation Conference (ASP-DAC)". Chiba: 2015, p. 346-351.
ISBN978-147997792-5
Publisher versionhttp://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=7059029
Files | Description | Size | Format | View |
---|---|---|---|---|
CellInternalEM.ASPDAC.vCameraReady.pdf | Article principal | 751,8Kb | View/Open |