Ir al contenido (pulsa Retorno)

Universitat Politècnica de Catalunya

    • Català
    • Castellano
    • English
    • LoginRegisterLog in (no UPC users)
  • mailContact Us
  • world English 
    • Català
    • Castellano
    • English
  • userLogin   
      LoginRegisterLog in (no UPC users)

UPCommons. Global access to UPC knowledge

Banner header
75.798 UPC academic works
You are here:
View Item 
  •   DSpace Home
  • Treballs acadèmics
  • Màsters oficials
  • Màster universitari en Enginyeria Electrònica (Pla 2022)
  • View Item
  •   DSpace Home
  • Treballs acadèmics
  • Màsters oficials
  • Màster universitari en Enginyeria Electrònica (Pla 2022)
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Design and test of a CMOS folded cascode OTA with current recycling

Thumbnail
View/Open
PrinceJay_Ilagan_Matibag_TFM.pdf (3,535Mb)
  View UPCommons Usage Statistics
  LA Referencia / Recolecta stats
Includes usage data since 2022
Cita com:
hdl:2117/410530

Show full item record
Ilagan Matibag, Prince Jay
Tutor / directorCosp Vilella, JordiMés informacióMés informacióMés informació
Document typeMaster thesis
Date2024-02-09
Rights accessOpen Access
All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder
Abstract
This thesis covers the design of a Complementary Metal-Oxide-Semiconductor (CMOS) folded Cascode Operational Transconductance Amplifier (OTA) in UMC 180nm technology. The broad use of operational transconductance amplifiers in the industry requires them to be highly efficient to improve the operation of the circuits they are included in. A technique called current recycling is known to improve the power efficiency of the amplifier with a minimal complication of the circuit. This thesis covers the standard implementation of the folded cascode amplifier and the current recycling folded cascode and simulations to compare them in terms of performance, checking both pros and cons of both implementations. Layout and Post Layout simulations of the current recycling folded cascode amplifier will also be carried out. Furthermore, a biasing circuit has also been included in both designs, which will provide the bias voltage without the need of extra sources other than VDD. The implemented design of the biasing circuit is a design that it is insensitive to power source fluctuations based on a stable transconductance matched to the conductance of a resistor.
SubjectsMetal oxide semiconductors, Complementary, Metall-òxid-semiconductors complementaris
DegreeMÀSTER UNIVERSITARI EN ENGINYERIA ELECTRÒNICA (Pla 2022)
URIhttp://hdl.handle.net/2117/410530
Collections
  • Màsters oficials - Màster universitari en Enginyeria Electrònica (Pla 2022) [56]
  View UPCommons Usage Statistics

Show full item record

FilesDescriptionSizeFormatView
PrinceJay_Ilagan_Matibag_TFM.pdf3,535MbPDFView/Open

Browse

This CollectionBy Issue DateAuthorsOther contributionsTitlesSubjectsThis repositoryCommunities & CollectionsBy Issue DateAuthorsOther contributionsTitlesSubjects

© UPC Obrir en finestra nova . Servei de Biblioteques, Publicacions i Arxius

info.biblioteques@upc.edu

  • About This Repository
  • Metadata under:Metadata under CC0
  • Contact Us
  • Send Feedback
  • Privacy Settings
  • Inici de la pàgina