Show simple item record

dc.contributorKosmidis, Leonidas
dc.contributor.authorRufart Blasco, Eric
dc.contributor.otherUniversitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors
dc.date.accessioned2024-03-18T10:31:13Z
dc.date.available2024-03-18T10:31:13Z
dc.date.issued2023-10-20
dc.identifier.urihttp://hdl.handle.net/2117/404796
dc.description.abstractIn Hard Real-time Systems, the execution of tasks must be completed within a certain timeframe, known as deadline. In consequence, when a hard-real time system is designed, it is strictly necessary to assume that its tasks will always take their Worst Case Execution Time (WCET), to make sure they meet their deadlines. For this reason, Worst Case Execution Times defines the maximum performance of processors in these systems. Since the performance requirements of modern Hard Real-time Systems are rapidly increasing, the use of newer and higher performance processors is needed. However, these processors have a much greater internal complexity compared to the ones previously used in these systems. This complexity can be detrimental given that Worst Case Execution Times, which are critical for these systems, are often estimated using traditional timing analysis methods like Static and Measurement-based deterministic techniques. The need for extremely detailed knowledge of the processor's internals, IP restrictions, and the impossibility of modeling certain features leads to extremely pessimistic assumptions and the disabling of features while using these techniques. On the other hand, Measurement-Based Probabilistic Timing Analysis (MBPTA) allows computing probabilistic WCET estimates easily on top of more complex hardware. This can only be performed when Time Randomisation is introduced in the microarchitectural design, e.g. namely through time-randomised cache designs. Despite their better WCET compared to conventional caches, time-randomised caches provide lower average performance. In this work, we perform the following contributions. First, we add MBPTA support in a commercial RISC-V processor for real-time systems. We show how branch prediction can become MBPTA-compliant, and in conjunction with a cache-locking mechanism can increase the front-end performance of an MBPTA compliant processor. Our evaluation demonstrates benefits both in terms of average case as well as in worst case performance.
dc.language.isoeng
dc.publisherUniversitat Politècnica de Catalunya
dc.subjectÀrees temàtiques de la UPC::Informàtica::Enginyeria del software
dc.subject.lcshReal-time data processing
dc.subject.lcshRISC microprocessors
dc.subject.otherTiming
dc.subject.otherProbabilistic logic
dc.subject.otherHardware
dc.subject.otherLayout
dc.subject.otherprocessor cache design
dc.subject.otherreal-time critical systems
dc.subject.otherWCET
dc.subject.otherMBPTA
dc.subject.otherMBPTA compliant
dc.subject.othermeasurement-based probabilistic timing analysis
dc.subject.otherProbabilistic WCET (pWCET)
dc.subject.otherEVT-based timing analysis
dc.subject.otherhardware architectures
dc.subject.otherpWCET computation
dc.subject.otherMBPTA-CV
dc.subject.otherExtreme Value Theory(EVT)
dc.titleImproving the Front-end Performance of a Time Randomised Processor for Hard Real-Time Systems
dc.typeMaster thesis
dc.subject.lemacTemps real (Informàtica)
dc.subject.lemacRISC (Microprocessadors)
dc.identifier.slug179062
dc.rights.accessOpen Access
dc.date.updated2023-11-01T05:00:11Z
dc.audience.educationlevelMàster
dc.audience.mediatorFacultat d'Informàtica de Barcelona
dc.audience.degreeMÀSTER UNIVERSITARI EN INNOVACIÓ I RECERCA EN INFORMÀTICA (Pla 2012)


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record