Design, implementation, and testing of a High-Resolution Timer for motor control and power applications
View/Open
TFM_Appendix_Oriol_Riera.zip (182,3Kb) (Restricted access)
TFM_Thesis_Oriol_Riera.pdf (3,163Mb) (Restricted access)
Cita com:
hdl:2117/389286
CovenanteeMonolithic Power Systems BCN
Document typeMaster thesis
Date2023-02-07
Rights accessRestricted access - confidentiality agreement
(embargoed until 2028-06-21T07:24:40Z)
All rights reserved. This work is protected by the corresponding intellectual and industrial
property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public
communication or transformation of this work are prohibited without permission of the copyright holder
Abstract
Microcontroller designing allows companies to launch flexible and complex product implementations that can target a wide variety of industrial applications. Monolithic Power Systems, INC. is developing its own product to cover the power converters and motor control sector. Among the many submodules that can be found inside the MCU, the master thesis focuses its work on the digital design and RTL implementation of a high-resolution timer with a maximum accuracy of 200 ps in the period and the generated PWM duty cycle. The result is a ~10 um2 peripheral able to generate complex waveform configurations, receive external signals for closed-loop output control, and generate the necessary triggers for other peripherals inside the MCU. An organized register map is also generated to allow the user to set-up and monitor the state of the IP. It supports many topologies including buck, boost, full bridge phase shifted converters, either in voltage or current mode, as well as motor applications with deadtime insertion and overlap protection, among all the possible waveform modification techniques. To meet the timing requirements, the timer uses a PLL clock of 156.25 MHz and 32 phases along with state-of-the-art technology to delay the duty cycle and period edges with precision by clock switching the signals over the PLL phases. This paper, gathers all the information found about the possible applications and market solutions to present the final design with all the features rigorously explained. Finally, several tests are performed to check its behavior and extract conclusions.
SubjectsAutomatic timers, Digital-to-analog converters, Temporitzadors, Convertidors digital/analògics
DegreeMÀSTER UNIVERSITARI EN ENGINYERIA ELECTRÒNICA (Pla 2022)
Files | Description | Size | Format | View |
---|---|---|---|---|
TFM_Appendix_Oriol_Riera.zip | 182,3Kb | application/zip | Restricted access | |
TFM_Thesis_Oriol_Riera.pdf | 3,163Mb | Restricted access |