Ir al contenido (pulsa Retorno)

Universitat Politècnica de Catalunya

    • Català
    • Castellano
    • English
    • LoginRegisterLog in (no UPC users)
  • mailContact Us
  • world English 
    • Català
    • Castellano
    • English
  • userLogin   
      LoginRegisterLog in (no UPC users)

UPCommons. Global access to UPC knowledge

Banner header
59.781 UPC E-Prints
You are here:
View Item 
  •   DSpace Home
  • E-prints
  • Programes de doctorat
  • Doctorat en Arquitectura de Computadors
  • Ponències/Comunicacions de congressos
  • View Item
  •   DSpace Home
  • E-prints
  • Programes de doctorat
  • Doctorat en Arquitectura de Computadors
  • Ponències/Comunicacions de congressos
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Contention tracking in GPU last-level cache

Thumbnail
View/Open
Contention Tracking in GPU Last-Level Cache-1.pdf (445,1Kb)
Share:
 
 
10.1109/ICCD56317.2022.00021
 
  View Usage Statistics
Cita com:
hdl:2117/379225

Show full item record
Barrera Herrera, Javier EnriqueMés informació
Kosmidis, LeonidasMés informació
Tabani, Hamid
Abella Ferrer, JaumeMés informació
Cazorla Almeida, Francisco Javier
Document typeConference report
Defense date2022
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Rights accessOpen Access
All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder
ProjectSuPerCom - Sustainable Performance for High-Performance Embedded Computing Systems (EC-H2020-772773)
BSC - COMPUTACION DE ALTAS PRESTACIONES VIII (AEI-PID2019-107255GB-C21)
Abstract
The Last-level cache (LLC) is one of the main GPU’s shared resources that contributes to improve performance but also increases individual kernel’s performance variability. This is detrimental in scenarios in which some level of performance predictability is required. While predictability can be regained by deploying cache partitioning (isolation) mechanisms, isolation negatively affects performance efficiency. This work shows that not partitioning the LLC and providing the ability to track the contention that kernels generate on each other allows them to share LLC space, hence increasing efficiency, while the system designer obtains a clear view of how each kernel affects each other in the LLC so as to balance performance and predictability goals. In this line, we propose GPU demotion counters (GDC), a low-overhead hardware mechanism to track contention that kernels generate on each other in the shared LLC.
CitationBarrera, J. [et al.]. Contention tracking in GPU last-level cache. A: IEEE International Conference on Computer Design. "2022 IEEE 40th International Conference on Computer Design, ICCD 2022: Lake Tahoe, USA, 23-26 October 2022: proceedings". Institute of Electrical and Electronics Engineers (IEEE), 2022, p. 76-79. ISBN 978-1-6654-6186-3. DOI 10.1109/ICCD56317.2022.00021. 
URIhttp://hdl.handle.net/2117/379225
DOI10.1109/ICCD56317.2022.00021
ISBN978-1-6654-6186-3
Publisher versionhttps://ieeexplore.ieee.org/document/9978307
Collections
  • Doctorat en Arquitectura de Computadors - Ponències/Comunicacions de congressos [232]
  • Computer Sciences - Ponències/Comunicacions de congressos [501]
Share:
 
  View Usage Statistics

Show full item record

FilesDescriptionSizeFormatView
Contention Tracking in GPU Last-Level Cache-1.pdf445,1KbPDFView/Open

Browse

This CollectionBy Issue DateAuthorsOther contributionsTitlesSubjectsThis repositoryCommunities & CollectionsBy Issue DateAuthorsOther contributionsTitlesSubjects

© UPC Obrir en finestra nova . Servei de Biblioteques, Publicacions i Arxius

info.biblioteques@upc.edu

  • About This Repository
  • Contact Us
  • Send Feedback
  • Privacy Settings
  • Inici de la pàgina