Ir al contenido (pulsa Retorno)

Universitat Politècnica de Catalunya

    • Català
    • Castellano
    • English
    • LoginRegisterLog in (no UPC users)
  • mailContact Us
  • world English 
    • Català
    • Castellano
    • English
  • userLogin   
      LoginRegisterLog in (no UPC users)

UPCommons. Global access to UPC knowledge

57.066 UPC E-Prints
You are here:
View Item 
  •   DSpace Home
  • E-prints
  • Centres de recerca
  • BSC - Barcelona Supercomputing Center
  • Computer Sciences
  • Articles de revista
  • View Item
  •   DSpace Home
  • E-prints
  • Centres de recerca
  • BSC - Barcelona Supercomputing Center
  • Computer Sciences
  • Articles de revista
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

On the definition of resource sharing levels to understand and control the impact of contention in multicore processors

Thumbnail
View/Open
2021-01-5055 (1).pdf (2,232Mb)
Share:
 
 
10.4271/2021-01-5055
 
  View Usage Statistics
Cita com:
hdl:2117/346811

Show full item record
Mezzetti, EnricoMés informació
Abella Ferrer, JaumeMés informació
Cazorla Almeida, Francisco Javier
Tabani, Hamid
Kosmidis, LeonidasMés informacióMés informació
Document typeArticle
Defense date2021-06
PublisherSAE International
Rights accessOpen Access
Attribution 3.0 Spain
Except where otherwise noted, content on this work is licensed under a Creative Commons license : Attribution 3.0 Spain
ProjectMASTECS - Multicore Analysis Service and Tools for Embedded Critical Systems (EC-H2020-878752)
SuPerCom - Sustainable Performance for High-Performance Embedded Computing Systems (EC-H2020-772773)
Abstract
The trend toward the adoption of a multiprocessor system on a chip (MPSoC) in critical real-time domains, like avionics or automotive, responds to the demand for increased computing performance to support advanced software functionalities. The other side of the coin is that MPSoCs challenge software timing analysis. This is so as co-running applications affect each other’s timing behavior on account of the interference incurred when accessing shared hardware resources, with the latter steadily increasing in number and complexity in every new generation of MPSoCs. For a solid and cost-contained software-timing validation approach, we contend that a taxonomy has to be developed to capture the different levels at which processors’ resources can be shared. Those levels are to be related to the conventional run-time software abstractions (e.g., task, thread, runnable) and the particular abstraction used to carry out contention analysis. From the standpoint of contention analysis, only the resources in those levels shared by the different run-time software entities need to be mastered and addressed by timing analysis, whereas the remaining resources can be safely disregarded. We tailor this approach to two of NVIDIA’s embedded platforms, TX2 and AGX Xavier, of particular relevance for the automotive domain. For the identified shared resources, we also characterize the contention that tasks can suffer and discuss the limitations and early approaches for modeling timing interference in shared hardware resources.
Dataset  https://saemobilus.sae.org/content/2021-01-5055/#datasets
CitationMezzetti, E. [et al.]. On the definition of resource sharing levels to understand and control the impact of contention in multicore processors. "SAE Technical Papers", Juny 2021, 2021-01-5055. 
URIhttp://hdl.handle.net/2117/346811
DOI10.4271/2021-01-5055
ISSN0148-7191
0096-5170
Publisher versionhttps://saemobilus.sae.org/content/2021-01-5055
Collections
  • Computer Sciences - Articles de revista [259]
Share:
 
  View Usage Statistics

Show full item record

FilesDescriptionSizeFormatView
2021-01-5055 (1).pdf2,232MbPDFView/Open

Browse

This CollectionBy Issue DateAuthorsOther contributionsTitlesSubjectsThis repositoryCommunities & CollectionsBy Issue DateAuthorsOther contributionsTitlesSubjects

© UPC Obrir en finestra nova . Servei de Biblioteques, Publicacions i Arxius

info.biblioteques@upc.edu

  • About This Repository
  • Contact Us
  • Send Feedback
  • Inici de la pàgina