Show simple item record

dc.contributorMoll Echeto, Francisco de Borja
dc.contributor.authorFontova Musté, Pau
dc.contributor.otherUniversitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica
dc.date.accessioned2021-05-07T09:45:28Z
dc.date.available2021-05-07T09:45:28Z
dc.date.issued2021-01-29
dc.identifier.urihttp://hdl.handle.net/2117/345288
dc.description.abstractThe decrease in the size of transistors and technology nodes has made manufacturing processes increasingly difficult and unreliable, Design for Test techniques provide measures to thoroughly test the manufactured device for quality and coverage. The main objective of this work is to apply those techniques to a processor, specifically the PreDRAC design, which is a RISC-V based SoC developed in collaboration with the BSC, CIC-IPN, IMB-CNM (CSIC) and UPC. To achieve this, DFT implementation steps through different phases of the elaboration of the preDRAC are performed, with the objective of maintaining a low impact on the area, timing and power values concerning the original design. During synthesis step the DFT configuration is defined, scan structures are added to improve the testability and compression structures are inserted to control scan chains. Then, the test patterns needed to detect defects are generated and simulated, studying two different types of analysis (static and dynamic). Finally, a Place&Route has been performed to elaborate a final layout. The final results show that DFT can successfully be integrated with the preDRAC SoC, with some overhead in the area and not degrading the timing constraints. The reports of the test pattern generation detailed that with the implemented design, high test coverage values are achieved. From the simulations carried out, we extract that all these test vectors have been successfully verified.
dc.language.isoeng
dc.publisherUniversitat Politècnica de Catalunya
dc.rightsS'autoritza la difusió de l'obra mitjançant la llicència Creative Commons o similar 'Reconeixement-NoComercial- SenseObraDerivada'
dc.subjectÀrees temàtiques de la UPC::Enginyeria electrònica
dc.subject.lcshSupercomputers
dc.subject.lcshMicroprocessors
dc.subject.otherDFT
dc.subject.otherRISC-V
dc.subject.otherelectronic engineering
dc.subject.otherIC
dc.subject.otherSystem on Chip
dc.titleDesign for Testability methodologies applied to a RISC-Vprocessor
dc.typeMaster thesis
dc.subject.lemacSupercomputadors
dc.subject.lemacMicroprocessadors
dc.identifier.slugETSETB-230.157197
dc.rights.accessOpen Access
dc.date.updated2021-02-17T06:50:50Z
dc.audience.educationlevelMàster
dc.audience.mediatorEscola Tècnica Superior d'Enginyeria de Telecomunicació de Barcelona


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record

All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder