Ir al contenido (pulsa Retorno)

Universitat Politècnica de Catalunya

    • Català
    • Castellano
    • English
    • LoginRegisterLog in (no UPC users)
  • mailContact Us
  • world English 
    • Català
    • Castellano
    • English
  • userLogin   
      LoginRegisterLog in (no UPC users)

UPCommons. Global access to UPC knowledge

Banner header
59.757 UPC E-Prints
You are here:
View Item 
  •   DSpace Home
  • E-prints
  • Departaments
  • Departament d'Enginyeria de Sistemes, Automàtica i Informàtica Industrial
  • Articles de revista
  • View Item
  •   DSpace Home
  • E-prints
  • Departaments
  • Departament d'Enginyeria de Sistemes, Automàtica i Informàtica Industrial
  • Articles de revista
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Positive sequence voltage control, full negative sequence cancellation and current limitation for static compensators

Thumbnail
View/Open
JESTP.pdf (1,688Mb)
Share:
 
 
10.1109/JESTPE.2021.3066681
 
  View Usage Statistics
Cita com:
hdl:2117/343118

Show full item record
Camacho Santiago, AntonioMés informacióMés informacióMés informació
Castilla Fernández, MiguelMés informacióMés informacióMés informació
Miret Tomàs, JaumeMés informacióMés informacióMés informació
Velasco García, ManelMés informacióMés informacióMés informació
Guzmán Solà, RamonMés informacióMés informacióMés informació
Document typeArticle
Defense date2021-12
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Rights accessOpen Access
All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder
ProjectGESTION Y CONTROL DE MICRORREDES CON VEHICULOS ELECTRICOS Y BATERIAS DE RESPALDO (AEI-RTI2018-100732-B-C22)
Abstract
This paper presents a control scheme in the stationary reference frame for Static Synchronous Compensators that provides three features: 1) regulation of the positive sequence voltage to the nominal value, 2) full cancellation of the negative sequence voltage, and 3) peak limitation of the injected currents. These features can help improving the performance of these devices under perturbed grid conditions, including low, high and unbalanced voltages. Also, the peak current limiter guarantees both the safe operation of the converter, and a priority-based achievement of the voltage regulation targets, which is of interest during severe perturbations like voltage dips. Experimental results, implementation details and closed-loop analysis are presented to validate the regulation capabilities and to demonstrate the feasibility of the power quality improvement.
CitationCamacho, A. [et al.]. Positive sequence voltage control, full negative sequence cancellation and current limitation for static compensators. "IEEE Journal of emerging and selected topics in power electronics", Desembre 2021, vol. 9, núm. 6, p. 6613-6623. 
URIhttp://hdl.handle.net/2117/343118
DOI10.1109/JESTPE.2021.3066681
ISSN2168-6777
Publisher versionhttps://ieeexplore.ieee.org/document/9380728
Collections
  • Departament d'Enginyeria de Sistemes, Automàtica i Informàtica Industrial - Articles de revista [1.278]
  • Departament d'Enginyeria Electrònica - Articles de revista [1.608]
  • SEPIC - Sistemes Electrònics de Potència i de Control - Articles de revista [112]
Share:
 
  View Usage Statistics

Show full item record

FilesDescriptionSizeFormatView
JESTP.pdf1,688MbPDFView/Open

Browse

This CollectionBy Issue DateAuthorsOther contributionsTitlesSubjectsThis repositoryCommunities & CollectionsBy Issue DateAuthorsOther contributionsTitlesSubjects

© UPC Obrir en finestra nova . Servei de Biblioteques, Publicacions i Arxius

info.biblioteques@upc.edu

  • About This Repository
  • Contact Us
  • Send Feedback
  • Privacy Settings
  • Inici de la pàgina