CoreNEURON: Performance and Energy Efficiency Evaluation on Intel and Arm CPUs

View/Open
Cita com:
hdl:2117/339488
Document typeConference lecture
Defense date2020
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Rights accessOpen Access
European Commission's projectMont-Blanc 3 - Mont-Blanc 3, European scalable and power efficient HPC platform based on low-power embedded technology (EC-H2020-671697)
HBP SGA2 - Human Brain Project Specific Grant Agreement 2 (EC-H2020-785907)
POP2 - Performance Optimisation and Productivity 2 (EC-H2020-824080)
HBP SGA2 - Human Brain Project Specific Grant Agreement 2 (EC-H2020-785907)
POP2 - Performance Optimisation and Productivity 2 (EC-H2020-824080)
Abstract
The simulation of detailed neuronal circuits is based on computationally expensive software simulations and requires access to a large computing cluster. The appearance of new Instruction Set Architectures (ISAs) in most recent High-Performance Computing (HPC) systems, together with the layers of system software and complex scientific applications running on top of them, makes the performance and power figures challenging to evaluate. In this paper, we focus on evaluating CoreNEURON on two HPC systems powered by Intel and Arm architectures. CoreNEURON is a computational engine of the widely used NEURON simulator adapted to run on emerging architectures while maintaining compatibility with existing NEURON models developed by the neuroscience community. The evaluation is based on the analysis of the dynamic instruction mix on two versions of CoreNEURON. It focuses on the performance gain obtained by exploiting the Single Instruction Multiple Data (SIMD) unit and includes energy measurements. Our results show that using a tool for increasing data-level parallelism (ISPC) boosts the performance up to 2× independently on the ISA. Its combination with vendor-specific compilers can further speed up the neural simulation time. Also, the performance/price ratio is higher for Arm-based systems than for Intel ones making them more cost-efficient keeping the same usability level of other HPC systems.
CitationCriado, J. [et al.]. CoreNEURON: Performance and Energy Efficiency Evaluation on Intel and Arm CPUs. A: IEEE International Conference on Cluster Computing (CLUSTER). "2020 IEEE International Conference on Cluster Computing (CLUSTER):14-17 September, 2020, Kobe, Japan.". Institute of Electrical and Electronics Engineers (IEEE), 2020, p. 540-548. DOI 10.1109/CLUSTER49012.2020.00077.
ISSN2168-9253
Publisher versionhttps://ieeexplore.ieee.org/abstract/document/9229639
Collections
Files | Description | Size | Format | View |
---|---|---|---|---|
PID6558293.pdf | 564,8Kb | View/Open |
All rights reserved. This work is protected by the corresponding intellectual and industrial
property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public
communication or transformation of this work are prohibited without permission of the copyright holder