Show simple item record

dc.contributor.authorMartínez García, Herminio
dc.contributor.authorVidal López, Eva María
dc.contributor.authorAlarcón Cot, Eduardo José
dc.contributor.authorPoveda López, Alberto
dc.contributor.otherUniversitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica
dc.date.accessioned2020-11-03T14:38:19Z
dc.date.issued2009-12
dc.identifier.citationMartinez, H. [et al.]. Dynamic modeling of tunable analog integrated filters for a stability study of on-chip automatic tuning loops. "Analog integrated circuits and signal processing", Desembre 2009, vol. 61, p. 231-246.
dc.identifier.issn0925-1030
dc.identifier.urihttp://hdl.handle.net/2117/331221
dc.description.abstractContinuous-time filters with automatic tuning loops are nonlinear feedback systems that are potentially unstable. To ensure stability, particularly if the design of the loop controllers is to be improved, the appropriate linear dynamic modeling of the tunable filter, including control inputs, should be attained. This work aims to present a general dynamic modeling of continuous-time analog filters with automatic tuning capability. The general analysis leads to an equivalent small-signal linearized incremental model, from which transfer functions between output variables and control voltages are obtained. Subsequent to the analysis, it is possible to design compensated loops with enhanced stability and dynamic performance. By way of example, the modeling of a particular band-pass CMOS continuous-time analog filter is presented in this paper. Two transfer functions are derived: the transfer function between the output phase shift and the central frequency control voltage, and that between the output amplitude and the quality factor control voltage. These functions are required to properly tune the central frequency and quality factor parameters. This modeling makes it possible to propose an adaptive controller with improved stability and a possible implementation for such a controller. Finally, experimental results are shown for a CMOS 0.8 µm technology.
dc.format.extent16 p.
dc.language.isoeng
dc.subjectÀrees temàtiques de la UPC::Enginyeria electrònica::Microelectrònica::Circuits integrats
dc.subject.lcshIntegrated circuits
dc.subject.otherAnalog integrated circuits
dc.subject.otherCMOS technology
dc.subject.otherContinuous-time filters (CTF)
dc.subject.otherDynamic modeling
dc.subject.otherSelf-tuning circuits
dc.titleDynamic modeling of tunable analog integrated filters for a stability study of on-chip automatic tuning loops
dc.typeArticle
dc.subject.lemacCircuits integrats
dc.contributor.groupUniversitat Politècnica de Catalunya. EPIC - Energy Processing and Integrated Circuits
dc.identifier.doi10.1007/s10470-009-9314-x
dc.description.peerreviewedPeer Reviewed
dc.relation.publisherversionhttps://link.springer.com/article/10.1007/s10470-009-9314-x
dc.rights.accessRestricted access - publisher's policy
local.identifier.drac2011783
dc.description.versionPostprint (published version)
dc.date.lift10000-01-01
local.citation.authorMartinez, H.; Vidal, E.; Alarcon, E.; Poveda, A.
local.citation.publicationNameAnalog integrated circuits and signal processing
local.citation.volume61
local.citation.startingPage231
local.citation.endingPage246


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record

All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder