Show simple item record

dc.contributor.authorde Haro Ruiz, Juan Miguel
dc.contributor.authorBosch Pons, Jaume
dc.contributor.authorJiménez González, Daniel
dc.identifier.citationDe Haro Ruiz, J.M.; Bosch Pons, J.; Jiménez González, D. Design and implementation of an architecture-aware hardware runtime for heterogeneous systems. A: . Barcelona Supercomputing Center, 2020, p. 57-58.
dc.description.abstractParallel computing has become the norm to gain performance in multicore and heterogeneous systems. Many programming models allow to exploit this parallelism with easy to use tools. In this work we focus on task-based programming models. The parallelism is expressed with pieces of work called tasks that have data dependencies among them, and therefore have to be executed in a certain order. However, tasks that don’t depend on any other running task can be executed in parallel.
dc.format.extent2 p.
dc.publisherBarcelona Supercomputing Center
dc.rightsAttribution-NonCommercial-NoDerivs 3.0 Spain
dc.subjectÀrees temàtiques de la UPC::Informàtica::Arquitectura de computadors
dc.subject.lcshHigh performance computing
dc.subject.otherheterogeneous systems
dc.subject.othertask-dependence analysis
dc.subject.otherHigh-performance computing
dc.subject.othertask-based programming models
dc.titleDesign and implementation of an architecture-aware hardware runtime for heterogeneous systems
dc.typeConference report
dc.subject.lemacCàlcul intensiu (Informàtica)
dc.rights.accessOpen Access

Files in this item


This item appears in the following Collection(s)

Show simple item record

All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder