Ponències/Comunicacions de congressos

Enviaments recents

  • Data as a Service (DaaS) for sharing and processing of large data collections in the cloud 

    Terzo, Olivier; Ruiu, Pietro; Bucci, Enrico; Xhafa Xhafa, Fatos (Institute of Electrical and Electronics Engineers (IEEE), 2013)
    Text en actes de congrés
    Accés obert
    Data as a Service (DaaS) is among the latest kind of services being investigated in the Cloud computing community. The main aim of DaaS is to overcome limitations of state-of-the-art approaches in data technologies, according ...

  • Checking signal transition graph implementability by symbolic bdd traversal 

    Kondratyev, Alex; Cortadella, Jordi; Kishinevsky, Michael; Pastor Llorens, Enric; Roig Mansilla, Oriol; Yakovlev, Alex (Institute of Electrical and Electronics Engineers (IEEE), 1995)
    Text en actes de congrés
    Accés obert
    This paper defines conditions for a Signal Transition Graph to be implemented by an asynchronous circuit. A hierarchy of the implementability classes is presented. Our main concern is the implementability of the specification ...

  • A new look at the conditions for the synthesis of speed-independent circuits 

    Pastor Llorens, Enric; Cortadella, Jordi; Roig Mansilla, Oriol (Institute of Electrical and Electronics Engineers (IEEE), 1995)
    Text en actes de congrés
    Accés obert
    This paper presents a set of sufficient conditions for the gate-level synthesis of speed-independent circuits when constrained to a given class of gate library. Existing synthesis methodologies are restricted to architectures ...

  • High-level synthesis techniques for reducing the activity of functional units 

    Musoll Cinca, Enric; Cortadella, Jordi (Association for Computing Machinery (ACM), 1995)
    Text en actes de congrés
    Accés obert
    Decisions taken at the earliest steps of the design process may have a significant impact on the characteristics of the final implementation. This paper illustrates how power consumption issues can be tackled during ...

  • Hierarchical gate-level verification of speed-independent circuits 

    Roig Mansilla, Oriol; Cortadella, Jordi; Pastor Llorens, Enric (Institute of Electrical and Electronics Engineers (IEEE), 1995)
    Text en actes de congrés
    Accés obert
    This paper presents a method for the verification of speed-independent circuits. The main contribution is the reduction of the circuit to a set of complex gates that makes the verification time complexity depend only on ...

  • Scheduling and resource binding for low power 

    Musoll Cinca, Enric; Cortadella, Jordi (Institute of Electrical and Electronics Engineers (IEEE), 1995)
    Text en actes de congrés
    Accés obert
    Decisions taken at the earliest steps of the design process may have a significant impact on the characteristics of the final implementation. This paper illustrates how power consumption issues can be tackled during the ...

  • Web apps and imprecise probabilities 

    Castro Rabal, Jorge; Gabarró Vallès, Joaquim; Serna Iglesias, María José (Springer, 2018)
    Text en actes de congrés
    Accés restringit per política de l'editorial
    We propose a model for the behaviour of Web apps in the unreliable WWW. Web apps are described by orchestrations. An orchestration mimics the personal use of the Web by defining the way in which Web services are invoked. ...

  • High-level synthesis of asynchronous systems: Scheduling and process synchronization 

    Badia Sala, Rosa Maria; Cortadella, Jordi (Institute of Electrical and Electronics Engineers (IEEE), 1993)
    Text en actes de congrés
    Accés obert
    Basic concepts for scheduling algorithms and control synthesis in high-level synthesis of asynchronous circuits are defined. Two scheduling strategies are presented and evaluated. Experiments on different benchmarks show ...

  • Division with speculation of quotient digits 

    Cortadella, Jordi; Lang, Tomás (Institute of Electrical and Electronics Engineers (IEEE), 1993)
    Text en actes de congrés
    Accés obert
    The speed of SRT-type dividers is mainly determined by the complexity of the quotient-digit selection, so that implementations are limited to low-radix stages. A scheme is presented in which the quotient-digit is speculated ...

  • An efficient unique state coding algorithm for signal transition graphs 

    Pastor Llorens, Enric; Cortadella, Jordi (Institute of Electrical and Electronics Engineers (IEEE), 1993)
    Text en actes de congrés
    Accés obert
    Current algorithms to force the complete state coding (CSC) property for signal transition graphs work on the state graph and, therefore require exponential time and space. Polynomial algorithms have been only proposed for ...

  • Polynomial algorithms for the synthesis of hazard-free circuits from signal transition graphs 

    Pastor Llorens, Enric; Cortadella, Jordi (Institute of Electrical and Electronics Engineers (IEEE), 1993)
    Text en actes de congrés
    Accés obert
    Methods for the synthesis of asynchronous circuits from signal transition graphs (STGs) have commonly used the state graph to solve the two main steps of this process: the state assignment problem and the generation of ...

  • Designing asynchronous circuits from behavioural specifications with internal conflicts 

    Cortadella, Jordi; Lavagno, Luciano; Vanbekbergen, Peter; Yakovlev, Alex (Institute of Electrical and Electronics Engineers (IEEE), 1994)
    Text en actes de congrés
    Accés obert
    The paper presents a systematic method for synthesizing asynchronous circuits from event-based specifications with conflicts on output signals. It describes a set of semantic-preserving transformations performed at the ...

Mostra'n més