Automatic pre-fetch and modulo scheduling transformations for the cell BE architecture
Visualitza/Obre
Automatic pre-fetch and modulo scheduling transformations for the cell BE architecture (814,0Kb) (Accés restringit)
Sol·licita una còpia a l'autor
Què és aquest botó?
Aquest botó permet demanar una còpia d'un document restringit a l'autor. Es mostra quan:
- Disposem del correu electrònic de l'autor
- El document té una mida inferior a 20 Mb
- Es tracta d'un document d'accés restringit per decisió de l'autor o d'un document d'accés restringit per política de l'editorial
10.1007/978-3-540-89740-8_3
Inclou dades d'ús des de 2022
Cita com:
hdl:2117/28406
Tipus de documentArticle
Data publicació2008-01
Condicions d'accésAccés restringit per política de l'editorial
Llevat que s'hi indiqui el contrari, els
continguts d'aquesta obra estan subjectes a la llicència de Creative Commons
:
Reconeixement-NoComercial-SenseObraDerivada 3.0 Espanya
Abstract
Ease of programming is one of the main impediments for the broad acceptance of multi-core systems with no hardware support for transparent data transfer between local and global memories. Software cache is a robust approach to provide the user with a transparent view of the memory architecture; but this software approach can suffer from poor performance. In this paper, we propose a hierarchical, hybrid software-cache architecture that targets enabling pre-fetch techniques. Memory accesses are classified at compile time in two classes, high-locality and irregular. Our approach then steers the memory references toward one of two specific cache structures optimized for their respective access pattern. The specific cache structures are optimized to enable high-level compiler optimizations to aggressively unroll loops, reorder cache references, and/or transform surrounding loops so as to practically eliminate the software cache overhead in the innermost loop. The cache design enables automatic pre-fetch and modulo scheduling transforma-tions. Performance evaluation indicates that the optimized software-cache structures combined with the proposed pre-fetch techniques translate into speed-up between 10% and 20%. Evaluation is done on a set of parallel NAS applications.
Languages and Compilers for Parallel Computing Languages and Compilers for Parallel Computing Look
Inside
Other actions
Reprints and Permissions
Export citation
About this Book
Add to Papers
Share
Share this content on Facebook Share this content on Twitter Share this content on LinkedIn
CitacióVujic, N. [et al.]. Automatic pre-fetch and modulo scheduling transformations for the cell BE architecture. "Lecture notes in computer science", Gener 2008, vol. 5335, p. 31-46.
ISSN0302-9743
Versió de l'editorhttp://link.springer.com/chapter/10.1007%2F978-3-540-89740-8_3
Fitxers | Descripció | Mida | Format | Visualitza |
---|---|---|---|---|
Automatic pre-f ... e cell BE architecture.pdf | Automatic pre-fetch and modulo scheduling transformations for the cell BE architecture | 814,0Kb | Accés restringit |