Ir al contenido (pulsa Retorno)

Universitat Politècnica de Catalunya

    • Català
    • Castellano
    • English
    • LoginRegisterLog in (no UPC users)
  • mailContact Us
  • world English 
    • Català
    • Castellano
    • English
  • userLogin   
      LoginRegisterLog in (no UPC users)

UPCommons. Global access to UPC knowledge

Banner header
59.568 UPC E-Prints
You are here:
View Item 
  •   DSpace Home
  • E-prints
  • Departaments
  • Departament d'Arquitectura de Computadors
  • Articles de revista
  • View Item
  •   DSpace Home
  • E-prints
  • Departaments
  • Departament d'Arquitectura de Computadors
  • Articles de revista
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Hardware-software coherence protocol for the coexistence of caches and local memories

Thumbnail
View/Open
article.pdf (1,033Mb)
Share:
 
 
10.1109/TC.2013.194
 
  View Usage Statistics
Cita com:
hdl:2117/28300

Show full item record
Álvarez Martí, LlucMés informació
Vilanova, Lluís
González Tallada, MarcMés informacióMés informacióMés informació
Martorell Bofill, XavierMés informacióMés informacióMés informació
Navarro, NachoMés informació
Ayguadé Parra, EduardMés informacióMés informacióMés informació
Document typeArticle
Defense date2015-01-01
Rights accessOpen Access
All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder
Abstract
Cache coherence protocols limit the scalability of multicore and manycore architectures and are responsible for an important amount of the power consumed in the chip. A good way to alleviate these problems is to introduce a local memory alongside the cache hierarchy, forming a hybrid memory system. Local memories are more power-efficient than caches and do not generate coherence traffic, but they suffer from poor programmability. When non-predictable memory access patterns are found, compilers do not succeed in generating code because of the incoherence between the two storages. This paper proposes a coherence protocol for hybrid memory systems that allows the compiler to generate code even in the presence of memory aliasing problems. Coherence is ensured by a software/hardware co-design where the compiler identifies potentially incoherent memory accesses and the hardware diverts them to the correct copy of the data. The coherence protocol introduces overheads of 0.26% in execution time and of 2.03% in energy consumption to enable the usage of the hybrid memory system, which outperforms cache-based systems by an speedup of 38% and an energy reduction of 27%.
CitationÁlvarez, L. [et al.]. Hardware-software coherence protocol for the coexistence of caches and local memories. "IEEE transactions on computers", 01 Gener 2015, vol. 64, núm. 1, p. 152-165. 
URIhttp://hdl.handle.net/2117/28300
DOI10.1109/TC.2013.194
ISSN0018-9340
Publisher versionhttp://ieeexplore.ieee.org/xpl/articleDetails.jsp?reload=true&arnumber=6616543
Collections
  • Departament d'Arquitectura de Computadors - Articles de revista [966]
  • CAP - Grup de Computació d'Altes Prestacions - Articles de revista [380]
Share:
 
  View Usage Statistics

Show full item record

FilesDescriptionSizeFormatView
article.pdf1,033MbPDFView/Open

Browse

This CollectionBy Issue DateAuthorsOther contributionsTitlesSubjectsThis repositoryCommunities & CollectionsBy Issue DateAuthorsOther contributionsTitlesSubjects

© UPC Obrir en finestra nova . Servei de Biblioteques, Publicacions i Arxius

info.biblioteques@upc.edu

  • About This Repository
  • Contact Us
  • Send Feedback
  • Cookies policy
  • Inici de la pàgina