Ir al contenido (pulsa Retorno)

Universitat Politècnica de Catalunya

    • Català
    • Castellano
    • English
    • LoginRegisterLog in (no UPC users)
  • mailContact Us
  • world English 
    • Català
    • Castellano
    • English
  • userLogin   
      LoginRegisterLog in (no UPC users)

UPCommons. Global access to UPC knowledge

58.848 UPC E-Prints
You are here:
View Item 
  •   DSpace Home
  • E-prints
  • Grups de recerca
  • CAP - Grup de Computació d'Altes Prestacions
  • Ponències/Comunicacions de congressos
  • View Item
  •   DSpace Home
  • E-prints
  • Grups de recerca
  • CAP - Grup de Computació d'Altes Prestacions
  • Ponències/Comunicacions de congressos
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Data placement in HPC architectures with heterogeneous off-chip memory

Thumbnail
View/Open
06657042.pdf (196,4Kb)
Share:
 
 
10.1109/ICCD.2013.6657042
 
  View Usage Statistics
Cita com:
hdl:2117/27947

Show full item record
Pavlovic, Milan
Puzovic, Nikola
Ramírez Bellido, Alejandro
Document typeConference report
Defense date2013
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Rights accessOpen Access
Attribution-NonCommercial-NoDerivs 3.0 Spain
Except where otherwise noted, content on this work is licensed under a Creative Commons license : Attribution-NonCommercial-NoDerivs 3.0 Spain
ProjectHIPEAC - High Performance and Embedded Architecture and Compilation (EC-FP7-287759)
Abstract
The performance of HPC applications is often bounded by the underlying memory system's performance. The trend of increasing the number of cores on a chip imposes even higher memory bandwidth and capacity requirements. The limitations of traditional memory technologies are pushing research in the direction of hybrid memory systems that, besides DRAM, include one or more modules based on some of the higher-density non-volatile memory technologies, where one of them will provide the required bandwidth, while the other will provide the required capacity for the application. This creates many challenges with data placement and migration policies between the modules of such hybrid memory system. In this paper, we propose an architecture with a hybrid memory design that places two technologically different memory modules in a flat address space. On such system, we evaluate several HPC workloads against different data placement and migration policies, compare their performance by means of execution time and the number of non-volatile memory writes, and consider how it can be applied to the future HPC architectures. Our results show that the hybrid memory system with dynamic page migration and limited DRAM capacity, can achieve performance that is comparable to a hypothetical, hard to implement, DRAM-only system.
CitationPavlovic, M.; Puzovic, N.; Alex Ramirez. Data placement in HPC architectures with heterogeneous off-chip memory. A: IEEE International Conference on Computer Design. "2013 IEEE 31st International Conference on Computer Design (ICCD): October 6-9, 2013, Asheville, NC, USA". Asheville, NC: Institute of Electrical and Electronics Engineers (IEEE), 2013, p. 193-200. 
URIhttp://hdl.handle.net/2117/27947
DOI10.1109/ICCD.2013.6657042
ISBN978-1-4799-2987-0
Publisher versionhttp://ieeexplore.ieee.org/xpl/login.jsp?tp=&arnumber=6657042&url=http%3A%2F%2Fieeexplore.ieee.org%2Fxpls%2Fabs_all.jsp%3Farnumber%3D6657042
Collections
  • CAP - Grup de Computació d'Altes Prestacions - Ponències/Comunicacions de congressos [779]
Share:
 
  View Usage Statistics

Show full item record

FilesDescriptionSizeFormatView
06657042.pdf196,4KbPDFView/Open

Browse

This CollectionBy Issue DateAuthorsOther contributionsTitlesSubjectsThis repositoryCommunities & CollectionsBy Issue DateAuthorsOther contributionsTitlesSubjects

© UPC Obrir en finestra nova . Servei de Biblioteques, Publicacions i Arxius

info.biblioteques@upc.edu

  • About This Repository
  • Contact Us
  • Send Feedback
  • Inici de la pàgina