Mostra el registre d'ítem simple
The TERAFLUX Project: Exploiting the dataflow paradigm in next generation teradevices
dc.contributor.author | Solinas, Marco |
dc.contributor.author | Badia Sala, Rosa Maria |
dc.contributor.author | Bodin, François |
dc.contributor.author | Cohen, Albert |
dc.contributor.author | Evripidou, Paraskevas |
dc.contributor.author | Faraboschi, Paolo |
dc.contributor.author | Fechner, Bernhard |
dc.contributor.author | Gao, Guang R. |
dc.contributor.author | Garbade, Arne |
dc.contributor.author | Girbal, Sylvain |
dc.contributor.author | Goodman, Daniel |
dc.contributor.author | Khan, Behran |
dc.contributor.author | Koliai, Souad |
dc.contributor.author | Li, Feng |
dc.contributor.author | Lujan, Mikel |
dc.contributor.author | Morin, Laurent |
dc.contributor.author | Mendelson, Avi |
dc.contributor.author | Navarro, Nacho |
dc.contributor.author | Pop, Antoniu |
dc.contributor.author | Trancoso, Pedro |
dc.contributor.author | Ungerer, Theo |
dc.contributor.author | Valero Cortés, Mateo |
dc.contributor.author | Weis, Sebastian |
dc.contributor.author | Watson, Ian |
dc.contributor.author | Zuckermann, Stéphane |
dc.contributor.author | Giorgi, Roberto |
dc.contributor.other | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
dc.date.accessioned | 2015-04-14T08:41:18Z |
dc.date.created | 2013 |
dc.date.issued | 2013 |
dc.identifier.citation | Solinas, M. [et al.]. The TERAFLUX Project: Exploiting the dataflow paradigm in next generation teradevices. A: Euromicro Symposium on Digital Systems Design. "16th Euromicro Conference on Digital System Design, DSD 2013: 4-6 September 2013, Santander, Spain: proceedings". Santander: IEEE Computational Intelligence Society, 2013, p. 272-279. |
dc.identifier.isbn | 978-0-7695-5074-9 |
dc.identifier.uri | http://hdl.handle.net/2117/27302 |
dc.description.abstract | Thanks to the improvements in semiconductor technologies, extreme-scale systems such as teradevices (i.e., composed by 1000 billion of transistors) will enable systems with 1000+ general purpose cores per chip, probably by 2020. Three major challenges have been identified: programmability, manageable architecture design, and reliability. TERAFLUX is a Future and Emerging Technology (FET) large-scale project funded by the European Union, which addresses such challenges at once by leveraging the dataflow principles. This paper describes the project and provides an overview of the research carried out by the TERAFLUX consortium. |
dc.format.extent | 8 p. |
dc.language.iso | eng |
dc.publisher | IEEE Computational Intelligence Society |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
dc.subject.lcsh | High performance computing |
dc.subject.other | TERAFLUX |
dc.subject.other | Dataflow |
dc.subject.other | Programming model |
dc.subject.other | Compilation |
dc.subject.other | Reliability |
dc.subject.other | Architecture |
dc.subject.other | Simulation |
dc.subject.other | Many-cores |
dc.subject.other | Exascale computing |
dc.subject.other | Multi-cores |
dc.title | The TERAFLUX Project: Exploiting the dataflow paradigm in next generation teradevices |
dc.type | Conference report |
dc.subject.lemac | Càlcul intensiu (Informàtica) |
dc.contributor.group | Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
dc.identifier.doi | 10.1109/DSD.2013.39 |
dc.description.peerreviewed | Peer Reviewed |
dc.relation.publisherversion | http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6628287 |
dc.rights.access | Restricted access - publisher's policy |
local.identifier.drac | 15112488 |
dc.description.version | Postprint (published version) |
dc.relation.projectid | info:eu-repo/grantAgreement/EC/FP7/249013/EU/Exploiting dataflow parallelism in Teradevice Computing/TERAFLUX |
dc.date.lift | 10000-01-01 |
local.citation.author | Solinas, M.; Badia, R.M.; Bodin, F.; Cohen, A.; Evripidou, P.; Faraboschi, P.; Fechner, B.; Gao, G.; Garbade, A.; Girbal, S.; Goodman, D.; Khan, B.; Koliai, S.; Li, F.; Lujan, M.; Morin, L.; Mendelson, A.; Navarro, Nacho; Pop, A.; Trancoso, P.; Ungerer, T.; Valero, M.; Weis, S.; Watson, I.; Zuckermann, S.; Giorgi, R. |
local.citation.contributor | Euromicro Symposium on Digital Systems Design |
local.citation.pubplace | Santander |
local.citation.publicationName | 16th Euromicro Conference on Digital System Design, DSD 2013: 4-6 September 2013, Santander, Spain: proceedings |
local.citation.startingPage | 272 |
local.citation.endingPage | 279 |