Ir al contenido (pulsa Retorno)

Universitat Politècnica de Catalunya

    • Català
    • Castellano
    • English
    • LoginRegisterLog in (no UPC users)
  • mailContact Us
  • world English 
    • Català
    • Castellano
    • English
  • userLogin   
      LoginRegisterLog in (no UPC users)

UPCommons. Global access to UPC knowledge

57.066 UPC E-Prints
You are here:
View Item 
  •   DSpace Home
  • E-prints
  • Grups de recerca
  • MNT - Grup de Recerca en Micro i Nanotecnologies
  • Ponències/Comunicacions de congressos
  • View Item
  •   DSpace Home
  • E-prints
  • Grups de recerca
  • MNT - Grup de Recerca en Micro i Nanotecnologies
  • Ponències/Comunicacions de congressos
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

A crosstalk latch circuit design

Thumbnail
View/Open
A crosstalk latch circuit design (277,7Kb) (Restricted access)   Request copy 

Què és aquest botó?

Aquest botó permet demanar una còpia d'un document restringit a l'autor. Es mostra quan:

  • Disposem del correu electrònic de l'autor
  • El document té una mida inferior a 20 Mb
  • Es tracta d'un document d'accés restringit per decisió de l'autor o d'un document d'accés restringit per política de l'editorial
Share:
 
 
10.1109/MWSCAS.1990.140803
 
  View Usage Statistics
Cita com:
hdl:2117/27259

Show full item record
Rubio Sola, Jose AntonioMés informacióMés informacióMés informació
Pons Nin, JoanMés informacióMés informacióMés informació
Anglada, Raimon
Document typeConference report
Defense date1990
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Rights accessRestricted access - publisher's policy
Attribution-NonCommercial-NoDerivs 3.0 Spain
Except where otherwise noted, content on this work is licensed under a Creative Commons license : Attribution-NonCommercial-NoDerivs 3.0 Spain
Abstract
A D-latch sequential circuit design is presented that exhibits an elevated degree of tolerance to common and differential mode noise in the clock lines. The circuit tolerates noise voltages in the clock signals in the range of or even higher than ±Vdd, becoming under specific conditions a dynamic latch preserving the system from the propagation of unknown quality information. The circuit and the design rules presented are oriented to VLSI circuits design in which crosstalk perturbations may be foreseen
CitationRubio, A.; Pons, J.; Anglada, R. A crosstalk latch circuit design. A: IEEE International Midwest Symposium on Circuits and Systems. "33rd Midwest Symposium on Circuits and Systems: Calgary Convention Centre: Calgary, Alberta, Canada: August 12-15, 1990". Calgary: Institute of Electrical and Electronics Engineers (IEEE), 1990, p. 653-656. 
URIhttp://hdl.handle.net/2117/27259
DOI10.1109/MWSCAS.1990.140803
ISBN0-7803-0081-5
Publisher versionhttp://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=140803
Collections
  • MNT - Grup de Recerca en Micro i Nanotecnologies - Ponències/Comunicacions de congressos [141]
  • HIPICS - High Performance Integrated Circuits and Systems - Ponències/Comunicacions de congressos [136]
  • Departament d'Enginyeria Electrònica - Ponències/Comunicacions de congressos [1.583]
Share:
 
  View Usage Statistics

Show full item record

FilesDescriptionSizeFormatView
A crosstalk latch circuit design.pdfBlockedA crosstalk latch circuit design277,7KbPDFRestricted access

Browse

This CollectionBy Issue DateAuthorsOther contributionsTitlesSubjectsThis repositoryCommunities & CollectionsBy Issue DateAuthorsOther contributionsTitlesSubjects

© UPC Obrir en finestra nova . Servei de Biblioteques, Publicacions i Arxius

info.biblioteques@upc.edu

  • About This Repository
  • Contact Us
  • Send Feedback
  • Inici de la pàgina