Mostra el registre d'ítem simple
Enabling preemptive multiprogramming on GPUs
dc.contributor.author | Tanasic, Ivan |
dc.contributor.author | Gelado Fernandez, Isaac |
dc.contributor.author | Cabezas, Javier |
dc.contributor.author | Ramírez Bellido, Alejandro |
dc.contributor.author | Navarro, Nacho |
dc.contributor.author | Valero Cortés, Mateo |
dc.contributor.other | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
dc.contributor.other | Barcelona Supercomputing Center |
dc.date.accessioned | 2015-01-27T10:54:36Z |
dc.date.available | 2015-01-27T10:54:36Z |
dc.date.created | 2014 |
dc.date.issued | 2014 |
dc.identifier.citation | Tanasic, I. [et al.]. Enabling preemptive multiprogramming on GPUs. A: International Symposium on Computer Architecture. "ISCA 2014: the 41st Annual International Symposium on Computer Architecture: June 14-18, 2014: Minneapolis, MN, USA". Minneapolis: Institute of Electrical and Electronics Engineers (IEEE), 2014, p. 193-204. |
dc.identifier.isbn | 978-147994396-8 |
dc.identifier.uri | http://hdl.handle.net/2117/26093 |
dc.description.abstract | GPUs are being increasingly adopted as compute accelerators in many domains, spanning environments from mobile systems to cloud computing. These systems are usually running multiple applications, from one or several users. However GPUs do not provide the support for resource sharing traditionally expected in these scenarios. Thus, such systems are unable to provide key multiprogrammed workload requirements, such as responsiveness, fairness or quality of service. In this paper, we propose a set of hardware extensions that allow GPUs to efficiently support multiprogrammed GPU workloads. We argue for preemptive multitasking and design two preemption mechanisms that can be used to implement GPU scheduling policies. We extend the architecture to allow concurrent execution of GPU kernels from different user processes and implement a scheduling policy that dynamically distributes the GPU cores among concurrently running kernels, according to their priorities. We extend the NVIDIA GK110 (Kepler) like GPU architecture with our proposals and evaluate them on a set of multiprogrammed workloads with up to eight concurrent processes. Our proposals improve execution time of high-priority processes by 15.6x, the average application turnaround time between 1.5x to 2x, and system fairness up to 3.4x. |
dc.description.sponsorship | We would like to thank the anonymous reviewers, Alexan- der Veidenbaum, Carlos Villavieja, Lluis Vilanova, Lluc Al- varez, and Marc Jorda on their comments and help improving our work and this paper. This work is supported by Euro- pean Commission through TERAFLUX (FP7-249013), Mont- Blanc (FP7-288777), and RoMoL (GA-321253) projects, NVIDIA through the CUDA Center of Excellence program, Spanish Government through Programa Severo Ochoa (SEV-2011-0067) and Spanish Ministry of Science and Technology through TIN2007-60625 and TIN2012-34557 projects. |
dc.format.extent | 12 p. |
dc.language.iso | eng |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
dc.subject.lcsh | Multiprogramming (Electronic computers) |
dc.subject.lcsh | Graphics processing units |
dc.subject.other | Multiprogramming |
dc.subject.other | Quality of service |
dc.subject.other | Turnaround time |
dc.subject.other | Concurrent execution |
dc.subject.other | Concurrent process |
dc.subject.other | Hardware extension |
dc.subject.other | Preemptive multitasking |
dc.subject.other | Resource sharing |
dc.subject.other | Scheduling policies |
dc.subject.other | System fairness |
dc.subject.other | Program processors |
dc.title | Enabling preemptive multiprogramming on GPUs |
dc.type | Conference report |
dc.subject.lemac | Multiprogramació (Ordinadors electrònics) |
dc.contributor.group | Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
dc.identifier.doi | 10.1109/ISCA.2014.6853208 |
dc.description.peerreviewed | Peer Reviewed |
dc.relation.publisherversion | http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6853208&queryText%3DEnabling+preemptive+multiprogramming+on+GPUs |
dc.rights.access | Open Access |
local.identifier.drac | 15248335 |
dc.description.version | Postprint (author’s final draft) |
dc.relation.projectid | info:eu-repo/grantAgreement/EC/FP7/321253/EU/Riding on Moore's Law/ROMOL |
local.citation.author | Tanasic, I.; Gelado, I.; Cabezas, J.; Alex Ramirez; Navarro, N.; Valero, M. |
local.citation.contributor | International Symposium on Computer Architecture |
local.citation.pubplace | Minneapolis |
local.citation.publicationName | ISCA 2014: the 41st Annual International Symposium on Computer Architecture: June 14-18, 2014: Minneapolis, MN, USA |
local.citation.startingPage | 193 |
local.citation.endingPage | 204 |