Show simple item record

dc.contributor.authorBellens, Pieter
dc.contributor.authorPérez Cáncer, Josep Maria
dc.contributor.authorBadia Sala, Rosa Maria
dc.contributor.authorLabarta Mancho, Jesús José
dc.contributor.otherUniversitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors
dc.identifier.citationBellens, P. [et al.]. Just-in-time renaming and lazy write-back on the Cell/B.E.. A: International Workshop on Parallel Programming Models and Systems Software for High-End Computing. "2009 International Conference on Parallel Processing workshops (ICPPW 2009): Vienna, Austria: 22-25 September 2009". Viena: Institute of Electrical and Electronics Engineers (IEEE), 2009, p. 138-145.
dc.description.abstractCell Superscalar (CellSs) provides a simple, flexible and easy programming approach for the Cell Broadband Engine (Cell/B.E.) that automatically exploits the inherent concurrency of applications at a function or task level. The CellSs environment is based on a source-to-source compiler that translates annotated C or Fortran code and a runtime library tailored for the Cell/B.E. that orchestrates the concurrent execution of the application. We have developed a technique called bypassing that allows CellSs to perform core-to-core DMA transfers for generic applications. In this overview paper we concisely summarise the bypassing practice and introduce two improvements: just-in-time renaming and lazy write-back. These extensions come at no additional cost and potentially increase performance by improving the perceived bandwidth of the Element Interconnect Bus (EIB). Although the integration of bypassing with CellSs is work in progress we present results for four fundamental linear algebra kernels to demonstrate the applicability of these techniques and quantify the benefit that can be reaped.
dc.format.extent8 p.
dc.publisherInstitute of Electrical and Electronics Engineers (IEEE)
dc.rightsAttribution-NonCommercial-NoDerivs 3.0 Spain
dc.subjectÀrees temàtiques de la UPC::Informàtica::Arquitectura de computadors::Arquitectures paral·leles
dc.subjectÀrees temàtiques de la UPC::Matemàtiques i estadística::Àlgebra::Àlgebra lineal i multilineal
dc.subject.lcshParallel programming (Computer science)
dc.subject.otherMultiprocessing systems
dc.subject.otherParallel processing
dc.subject.otherFortran code translation
dc.subject.otherBypassing technique
dc.subject.otherCell broadband engine
dc.subject.otherCell superscalar
dc.subject.otherCore-to-core DMA transfer
dc.subject.otherElement interconnect bus
dc.subject.otherFundamental linear algebra kernels
dc.subject.otherJust-in-time renaming
dc.subject.otherLazy write back
dc.subject.otherSource-to-source compiler
dc.subject.otherProgramming tools
dc.subject.otherTemporal locality
dc.subject.otherApplication software
dc.subject.otherAutomatic programming
dc.subject.otherConcurrent computing
dc.subject.otherFunctional programming
dc.subject.otherLinear algebra
dc.subject.otherParallel programming
dc.titleJust-in-time renaming and lazy write-back on the Cell/B.E.
dc.typeConference report
dc.subject.lemacProgramació en paral·lel (Informàtica)
dc.contributor.groupUniversitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions
dc.description.peerreviewedPeer Reviewed
dc.rights.accessRestricted access - publisher's policy
dc.description.versionPostprint (published version)
upcommons.citation.authorBellens, P.; Perez, Josep M.; Badia, R.M.; Labarta, J.
upcommons.citation.contributorInternational Workshop on Parallel Programming Models and Systems Software for High-End Computing
upcommons.citation.publicationName2009 International Conference on Parallel Processing workshops (ICPPW 2009): Vienna, Austria: 22-25 September 2009

Files in this item


This item appears in the following Collection(s)

Show simple item record

Except where otherwise noted, content on this work is licensed under a Creative Commons license: Attribution-NonCommercial-NoDerivs 3.0 Spain