Post-Bond test of through-silicon vias with open defects
Tipus de documentText en actes de congrés
Condicions d'accésAccés restringit per política de l'editorial
Through Silicon Vias (TSVs) are critical elements in three dimensional integrated circuits (3-D ICs) and are susceptible to undergo defects at different stages: during their own fabrication, the bonding stage or during their life time. Typical defects are microvoids, underfilling, misalignement, pinholes in the oxide or misalignments during bonding in such a way that resistive opens become a frequent failure mechanism affecting TSVs. Although there is considerable research effort dedicated to improve TSVs testing, no much attention has been paid to weak defects, especially to weak open defects (resistive opens) causing small delays. In this work, a testing strategy is proposed to detect small delay defects by means of a post-bond oscillation test. Variations in the Duty Cycle of transmitted signals after unbalanced logic gates are shown to detect weak open defects in TSVs. HSPICE simulations including process parameter variations show the effectiveness of the method in the detection of weak open defects above 1 kO.
CitacióRodriguez, R.; Arumi, D.; Figueras, J. Post-Bond test of through-silicon vias with open defects. A: IEEE European Test Symposium. "PROCEEDINGS 19TH IEEE EUROPEAN TEST SYMPOSIUM". Paderborn: 2014, p. 1-6.
Versió de l'editorhttp://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6847816
|post bond.pdf||766.4Kb||Accés restringit|