Mostra el registre d'ítem simple

dc.contributor.authorBeer, Salomon
dc.contributor.authorCannizzaro, Marco
dc.contributor.authorCortadella, Jordi
dc.contributor.authorGinosar, Ran
dc.contributor.authorLavagno, Luciano
dc.contributor.otherUniversitat Politècnica de Catalunya. Departament de Ciències de la Computació
dc.date.accessioned2014-09-26T10:14:18Z
dc.date.available2014-09-26T10:14:18Z
dc.date.created2014
dc.date.issued2014
dc.identifier.citationBeer, S. [et al.]. Metastability in better-than-worst-case designs. A: International Symposium on Asynchronous Circuits and Systems. "20th IEEE International Symposium on Asynchronous Circuits and Systems: 12–14 May 2014, Potsdam, Germany: proceedings". Potsdam: Institute of Electrical and Electronics Engineers (IEEE), 2014, p. 101-102.
dc.identifier.isbn978-147993789-9
dc.identifier.urihttp://hdl.handle.net/2117/24174
dc.description.abstractBetter-Than-Worst-Case-Designs use timing speculation to run with a cycle period faster than the one required for worst-case conditions. This speculation may produce timing violations and metastability that result in failures and non-deterministic timing behavior. The effects of these phenomena are not always well understood by designers and researchers in this area. This paper analyzes the impact of timing speculation and the reasons why it is difficult to adopt this paradigm in industrial designs.
dc.format.extent2 p.
dc.language.isoeng
dc.publisherInstitute of Electrical and Electronics Engineers (IEEE)
dc.subjectÀrees temàtiques de la UPC::Enginyeria electrònica::Circuits electrònics
dc.subject.lcshElectronic circuits
dc.subject.otherMetastability
dc.subject.otherBetter-than-worst-case designs
dc.subject.otherTiming violations
dc.subject.otherNondeterministic timing behavior: Timing speculation
dc.subject.otherIndustrial designs
dc.titleMetastability in better-than-worst-case designs
dc.typeConference report
dc.subject.lemacCircuits electrònics
dc.contributor.groupUniversitat Politècnica de Catalunya. ALBCOM - Algorismia, Bioinformàtica, Complexitat i Mètodes Formals
dc.identifier.doi10.1109/ASYNC.2014.21
dc.relation.publisherversionhttps://ieeexplore.ieee.org/document/6835817
dc.rights.accessOpen Access
local.identifier.drac15142939
dc.description.versionPostprint (author’s final draft)
local.citation.authorBeer, S.; Cannizzaro, M.; Cortadella, J.; Ginosar, R.; Lavagno, L.
local.citation.contributorInternational Symposium on Asynchronous Circuits and Systems
local.citation.pubplacePotsdam
local.citation.publicationName20th IEEE International Symposium on Asynchronous Circuits and Systems: 12–14 May 2014, Potsdam, Germany: proceedings
local.citation.startingPage101
local.citation.endingPage102


Fitxers d'aquest items

Thumbnail

Aquest ítem apareix a les col·leccions següents

Mostra el registre d'ítem simple