Circuit propagation delay estimation through multivariate regression-based modeling under spatio-temporal variability
View/Open
Ganapathy.pdf (549,2Kb) (Restricted access)
Request copy
Què és aquest botó?
Aquest botó permet demanar una còpia d'un document restringit a l'autor. Es mostra quan:
- Disposem del correu electrònic de l'autor
- El document té una mida inferior a 20 Mb
- Es tracta d'un document d'accés restringit per decisió de l'autor o d'un document d'accés restringit per política de l'editorial
Cita com:
hdl:2117/24023
Document typeConference report
Defense date2010
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Rights accessRestricted access - publisher's policy
All rights reserved. This work is protected by the corresponding intellectual and industrial
property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public
communication or transformation of this work are prohibited without permission of the copyright holder
Abstract
With every process generation, the problem of variability in physical parameters and environmental conditions poses a great challenge to the design of fast and reliable circuits. Propagation delays which decide circuit performance are likely to suffer the most from this phenomena. While Statistical static timing analysis (SSTA) is used extensively for this purpose, it does not account for dynamic conditions during operation. In this paper, we present a multivariate regression based technique that computes the propagation delay of circuits subject to manufacturing process variations in the presence of temporal variations like temperature. It can be used to predict the dynamic behavior of circuits under changing operating conditions. The median error between the proposed model and circuit-level simulations is below 5%. With this model, we ran a study of the effect of temperature on access time delays for 500 cache samples. The study was run in 0.557 seconds, compared to the 20h and 4min of the SPICE simulation achieving a speedup of over 1??105. As a case study, we show that the access times of caches can vary as much as 2.03?? at high temperatures in future technologies under process variations.
CitationGanapathy, S. [et al.]. Circuit propagation delay estimation through multivariate regression-based modeling under spatio-temporal variability. A: Design, Automation and Test in Europe. "Design, Automation & Test in Europe: Dresden, Germany, March 8-12, 2010: proceedings". Dresden: Institute of Electrical and Electronics Engineers (IEEE), 2010, p. 417-422.
ISBN978-3-9810801-6-2
Collections
- HIPICS - High Performance Integrated Circuits and Systems - Ponències/Comunicacions de congressos [144]
- ARCO - Microarquitectura i Compiladors - Ponències/Comunicacions de congressos [178]
- Departament d'Arquitectura de Computadors - Ponències/Comunicacions de congressos [1.827]
- Departament d'Enginyeria Electrònica - Ponències/Comunicacions de congressos [1.626]
Files | Description | Size | Format | View |
---|---|---|---|---|
Ganapathy.pdf![]() | 549,2Kb | Restricted access |