FPGA implementation of a PWM for a three-phase DC-AC multilevel active-clamped converter
View/Open
06754130.pdf (2,492Mb) (Restricted access)
Request copy
Què és aquest botó?
Aquest botó permet demanar una còpia d'un document restringit a l'autor. Es mostra quan:
- Disposem del correu electrònic de l'autor
- El document té una mida inferior a 20 Mb
- Es tracta d'un document d'accés restringit per decisió de l'autor o d'un document d'accés restringit per política de l'editorial
Document typeArticle
Defense date2014-05
Rights accessRestricted access - publisher's policy
Abstract
With the aim to implement a suitable controller for a three-phase dc-ac multilevel active-clamped converter to enable its use in practice, and as a first step toward a full closed-loop converter control implementation into a single field-programmable gate array (FPGA) device, this paper presents the structure and features of an FPGA implementation of an appropriate pulsewidth modulation (PWM) strategy. The selected PWM strategy guarantees dc-link capacitor voltage balance in every switching cycle, and covers both the undermodulation and overmodulation regions. A flexible implementation is conceived, allowing the variation of important operating parameters, such as the modulation index and switching frequency, through a simple user interface. The key aspects to achieve an efficient and robust FPGA implementation are discussed. Experimental results in a four-level converter prototype controlled with an Altera Cyclone III device under different operating conditions match fairly well with the expected results obtained through simulation, thus verifying the accurate performance of the FPGA-based modulator
CitationLupon, E.; Busquets-Monge, S.; Nicolas, J. FPGA implementation of a PWM for a three-phase DC-AC multilevel active-clamped converter. "IEEE transactions on industrial informatics", Maig 2014, vol. 10, núm. 2, p. 1296-1306.
ISSN1551-3203
Collections
- Departament d'Enginyeria Electrònica - Articles de revista [1.340]
- QINE - Disseny de Baix Consum, Test, Verificació i Tolerància a Fallades - Articles de revista [47]
- QINE - Disseny de Baix Consum, Test, Verificació i Circuits Integrats de Seguretat - Articles de revista [66]
- GREP - Grup de Recerca en Electrònica de Potència - Articles de revista [30]
Files | Description | Size | Format | View |
---|---|---|---|---|
06754130.pdf![]() | 2,492Mb | Restricted access |
All rights reserved. This work is protected by the corresponding intellectual and industrial
property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public
communication or transformation of this work are prohibited without permission of the copyright holder