SET and noise fault tolerant circuit design techniques: application to 7 nm FinFET
10.1016/j.microrel.2013.12.018
Inclou dades d'ús des de 2022
Cita com:
hdl:2117/23028
Tipus de documentArticle
Data publicació2014-04-01
Condicions d'accésAccés obert
Tots els drets reservats. Aquesta obra està protegida pels drets de propietat intel·lectual i
industrial corresponents. Sense perjudici de les exempcions legals existents, queda prohibida la seva
reproducció, distribució, comunicació pública o transformació sense l'autorització del titular dels drets
Abstract
In the near future of high component density and low-power technologies, soft errors occurring not only in memory systems and latches but also in the combinational parts of logic circuits will seriously affect the reliable operation of integrated circuits. This paper presents a novel design style which reduces the impact of radiation-induced single event transients (SET) on logic circuits, and enhances the robustness in noisy environments. The independent design style of this method achieves SET mitigation and noise immunity by strengthening the sensitive nodes using a technique similar to feedback. A realization for this methodology is presented in 7 nm FinFET and in order to check the accuracy of our proposal, we compare it with others techniques for hardening radiation at the transistor level against a single event transient. Simulation results show that the proposed method has a good soft error tolerance capability as well as better noise immunity.
CitacióCalomarde, A. [et al.]. SET and noise fault tolerant circuit design techniques: application to 7 nm FinFET. "Microelectronics reliability", 01 Abril 2014, vol. 54, núm. 4, p. 738-745.
ISSN0026-2714
Versió de l'editorhttp://www.sciencedirect.com/science/article/pii/S0026271413004708
Fitxers | Descripció | Mida | Format | Visualitza |
---|---|---|---|---|
A SET and Noise ... rcuit Design Technique.pdf | 1,437Mb | Visualitza/Obre |