Measurements of process variability in 40-nm regular and nonregular layouts
View/Open
Measurements of Process Variability in 40-nm Regular and Nonregular Layouts (1,321Mb) (Restricted access)
Request copy
Què és aquest botó?
Aquest botó permet demanar una còpia d'un document restringit a l'autor. Es mostra quan:
- Disposem del correu electrònic de l'autor
- El document té una mida inferior a 20 Mb
- Es tracta d'un document d'accés restringit per decisió de l'autor o d'un document d'accés restringit per política de l'editorial
Cita com:
hdl:2117/22068
Document typeArticle
Defense date2014-02-01
Rights accessRestricted access - publisher's policy
Except where otherwise noted, content on this work
is licensed under a Creative Commons license
:
Attribution-NonCommercial-NoDerivs 3.0 Spain
Abstract
As technology scales down, IC design is becoming more difficult due to the increase in process variations, which translates into a dispersion of circuit parameter values thus degrading manufacturing yield. Regular layouts are recommended to reduce variability with the cost of area overhead with respect to conventional layouts. The aim of this paper is to measure the impact of variability in two implementations of the same circuit in a commercial 40-nm technology: 1) a regular layout style and a compact and 2) nonregular layout. Experimental results show a 60% reduction in variability with a cost of 60% area overhead.
CitationMauricio, J.; Moll, F.; Gomez, S. Measurements of process variability in 40-nm regular and nonregular layouts. "IEEE transactions on electron devices", 01 Febrer 2014, vol. 61, núm. 2, p. 365-371.
ISSN0018-9383
Publisher versionhttp://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6691935
Files | Description | Size | Format | View |
---|---|---|---|---|
Measurements of ... and Nonregular Layouts.pdf![]() | Measurements of Process Variability in 40-nm Regular and Nonregular Layouts | 1,321Mb | Restricted access |