DTM: degraded test mode for fault-aware probabilistic timing analysis
View/Open
DTM degraded test mode for fault-aware probabilistic timing analysis (462,4Kb) (Restricted access)
Request copy
Què és aquest botó?
Aquest botó permet demanar una còpia d'un document restringit a l'autor. Es mostra quan:
- Disposem del correu electrònic de l'autor
- El document té una mida inferior a 20 Mb
- Es tracta d'un document d'accés restringit per decisió de l'autor o d'un document d'accés restringit per política de l'editorial
Cita com:
hdl:2117/21667
Document typeConference report
Defense date2013
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Rights accessRestricted access - publisher's policy
Except where otherwise noted, content on this work
is licensed under a Creative Commons license
:
Attribution-NonCommercial-NoDerivs 3.0 Spain
Abstract
Existing timing analysis techniques to derive Worst-Case Execution Time (WCET) estimates assume that hardware in the target platform (e.g., the CPU) is fault-free. Given the performance requirements increase in current Critical Real-Time Embedded Systems (CRTES), the use of high-performance features and smaller transistors in current and future hardware becomes a must. The use of smaller transistors helps providing more performance while maintaining low energy budgets, however, hardware fault rates increase noticeably, affecting the temporal behaviour of the system in general, and WCET in particular. In this paper, we reconcile these two emergent needs of CRTES, namely, tight (and trustworthy) WCET estimates and the use of hardware implemented with smaller transistors. To that end we propose the Degraded Test Mode (DTM) that, in combination with fault-tolerant hardware designs and probabilistic timing analysis techniques, (i) enables the computation of tight and trustworthy WCET estimates in the presence of faults, (ii) provides graceful average and worst-case performance degradation due to faults, and (iii) requires modifications neither in WCET analysis tools nor in applications. Our results show that DTM allows accounting for the effect of faults at analysis time with low impact in WCET estimates and negligible hardware modifications.
CitationSlijepcevic, M. [et al.]. DTM: degraded test mode for fault-aware probabilistic timing analysis. A: Euromicro Conference on Real-Time Systems. "Proceedings of the 25th Euromicro Conference on Real-Time Systems: ECRTS 2013: Paris, France: 9-12 July 2013". Paris: Institute of Electrical and Electronics Engineers (IEEE), 2013, p. 237-248.
ISBN978-076955054-1
Publisher versionhttp://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6602104&tag=1
Files | Description | Size | Format | View |
---|---|---|---|---|
DTM degraded te ... listic timing analysis.pdf![]() | DTM degraded test mode for fault-aware probabilistic timing analysis | 462,4Kb | Restricted access |