Mostra el registre d'ítem simple
Physical-aware system-level design for tiled hierarchical chip multiprocessors
dc.contributor.author | Cortadella, Jordi |
dc.contributor.author | San Pedro Martín, Javier de |
dc.contributor.author | Nikitin, Nikita |
dc.contributor.author | Petit Silvestre, Jordi |
dc.contributor.other | Universitat Politècnica de Catalunya. Departament de Llenguatges i Sistemes Informàtics |
dc.date.accessioned | 2013-11-11T16:08:24Z |
dc.date.available | 2013-11-11T16:08:24Z |
dc.date.created | 2013 |
dc.date.issued | 2013 |
dc.identifier.citation | Cortadella, J. [et al.]. Physical-aware system-level design for tiled hierarchical chip multiprocessors. A: International Symposium on Physical Design. "ISPD '13: Proceedings of the 2013 ACM International Symposium on Physical Design: March 24-27, 2013, Stateline, Nevada". Stateline, Nevada: ACM Press. Association for Computing Machinery, 2013, p. 3-10. |
dc.identifier.isbn | 978-1-4503-1867-9 |
dc.identifier.uri | http://hdl.handle.net/2117/20573 |
dc.description.abstract | Tiled hierarchical architectures for Chip Multiprocessors (CMPs) represent a rapid way of building scalable and power-e fficient many-core computing systems. At the early stages of the design of a CMP, physical parameters are often ignored and postponed for later design stages. In this work, the importance of physical-aware system-level exploration is investigated, and a strategy for deriving chip floorplans is described. Additionally, wire planning of the on-chip interconnect is performed, as its topology and organization aff ect the physical layout of the system. Traditional algorithms for floorplanning and wire planning are customized to include physical constraints speci c for tiled hierarchical architectures. Over-the-cell routing is used as one of the major area savings strategy. The combination of architectural exploration and physical planning is studied with an example and the impact of the physical aspects on the selection of architectural parameters is evaluated. |
dc.format.extent | 8 p. |
dc.language.iso | eng |
dc.publisher | ACM Press. Association for Computing Machinery |
dc.subject | Àrees temàtiques de la UPC::Enginyeria electrònica::Microelectrònica |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
dc.subject.lcsh | Multiprocessors |
dc.subject.other | Network-on-chip |
dc.subject.other | Floorplanning |
dc.subject.other | Wire planning |
dc.subject.other | Chip multiprocessor |
dc.title | Physical-aware system-level design for tiled hierarchical chip multiprocessors |
dc.type | Conference report |
dc.subject.lemac | Multiprocessadors |
dc.contributor.group | Universitat Politècnica de Catalunya. ALBCOM - Algorismia, Bioinformàtica, Complexitat i Mètodes Formals |
dc.identifier.doi | 10.1145/2451916.2451920 |
dc.rights.access | Open Access |
local.identifier.drac | 12464416 |
dc.description.version | Postprint (author’s final draft) |
local.citation.author | Cortadella, J.; De San Pedro, J.; Nikitin, N.; Petit, J. |
local.citation.contributor | International Symposium on Physical Design |
local.citation.pubplace | Stateline, Nevada |
local.citation.publicationName | ISPD '13: Proceedings of the 2013 ACM International Symposium on Physical Design: March 24-27, 2013, Stateline, Nevada |
local.citation.startingPage | 3 |
local.citation.endingPage | 10 |