Mostra el registre d'ítem simple
A self-adaptive hardware architecture with fault tolerance capabilities
dc.contributor.author | Soto, Javier |
dc.contributor.author | Moreno Aróstegui, Juan Manuel |
dc.contributor.author | Cabestany Moncusí, Joan |
dc.contributor.other | Universitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica |
dc.date.accessioned | 2013-10-21T16:48:51Z |
dc.date.created | 2013-12-09 |
dc.date.issued | 2013-12-09 |
dc.identifier.citation | Soto, J.; Moreno, J.; Cabestany, J. A self-adaptive hardware architecture with fault tolerance capabilities. "Neurocomputing", 09 Desembre 2013, vol. 121, p. 25-31. |
dc.identifier.issn | 0925-2312 |
dc.identifier.uri | http://hdl.handle.net/2117/20434 |
dc.description.abstract | This paper describes a Fault Tolerance System (FTS) implemented in a new self-adaptive hardware architecture. This architecture is based on an array of cells that implements in a distributed way self-adaptive capabilities. The cell includes a configurable multiprocessor, so it can have between one and four processors working in parallel, with a programmable configuration mode that allows selecting the size of program and data memories. The self-elimination and self-replication capabilities of cell(s) are performed when the FTS detects a failure in any of the processors that include it, so that this cell(s) will be self-discarded for future implementations. Other adaptive capabilities of the system are self-routing, self-placement and runtime self-configuration. Additionally, it is described as an example application and a software tool that has been implemented to facilitate the development of applications to test the system. |
dc.format.extent | 7 p. |
dc.language.iso | eng |
dc.rights | Attribution-NonCommercial-NoDerivs 3.0 Spain |
dc.rights.uri | http://creativecommons.org/licenses/by-nc-nd/3.0/es/ |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Hardware |
dc.subject.lcsh | Computer architecture |
dc.subject.other | Dynamic fault tolerance |
dc.subject.other | MIMD |
dc.subject.other | Self-adaptive |
dc.subject.other | Self-placement |
dc.subject.other | Self-replication |
dc.subject.other | Self-routing |
dc.title | A self-adaptive hardware architecture with fault tolerance capabilities |
dc.type | Article |
dc.subject.lemac | Arquitectura d'ordinadors |
dc.contributor.group | Universitat Politècnica de Catalunya. AHA - Arquitectures Hardware Avançades |
dc.identifier.doi | 10.1016/j.neucom.2012.10.038 |
dc.description.peerreviewed | Peer Reviewed |
dc.relation.publisherversion | http://www.sciencedirect.com/science/article/pii/S0925231213004293 |
dc.rights.access | Restricted access - publisher's policy |
local.identifier.drac | 12827495 |
dc.description.version | Postprint (published version) |
local.citation.author | Soto, J.; Moreno, J.; Cabestany, J. |
local.citation.publicationName | Neurocomputing |
local.citation.volume | 121 |
local.citation.startingPage | 25 |
local.citation.endingPage | 31 |
Fitxers d'aquest items
Aquest ítem apareix a les col·leccions següents
-
Articles de revista [34]
-
Articles de revista [1.727]