Ir al contenido (pulsa Retorno)

Universitat Politècnica de Catalunya

    • Català
    • Castellano
    • English
    • LoginRegisterLog in (no UPC users)
  • mailContact Us
  • world English 
    • Català
    • Castellano
    • English
  • userLogin   
      LoginRegisterLog in (no UPC users)

UPCommons. Global access to UPC knowledge

Banner header
59.707 UPC E-Prints
You are here:
View Item 
  •   DSpace Home
  • E-prints
  • Grups de recerca
  • QINE - Disseny de Baix Consum, Test, Verificació i Tolerància a Fallades
  • Ponències/Comunicacions de congressos
  • View Item
  •   DSpace Home
  • E-prints
  • Grups de recerca
  • QINE - Disseny de Baix Consum, Test, Verificació i Tolerància a Fallades
  • Ponències/Comunicacions de congressos
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

A combinatorial method for the evaluation of yield of fault-tolerant systems-on-chip

Thumbnail
View/Open
IEEE_DSN_03b.pdf (440,8Kb)
Share:
 
  View Usage Statistics
Cita com:
hdl:2117/20054

Show full item record
Suñé, VíctorMés informacióMés informacióMés informació
Rodríguez Montañés, RosaMés informacióMés informacióMés informació
Carrasco, Juan A.Més informacióMés informacióMés informació
Munteanu, D-P
Document typeConference report
Defense date2003
Rights accessOpen Access
Attribution-NonCommercial-NoDerivs 3.0 Spain
Except where otherwise noted, content on this work is licensed under a Creative Commons license : Attribution-NonCommercial-NoDerivs 3.0 Spain
Abstract
In this paper we develop a combinatorial method for the evaluation of yield of fault-tolerant systems-on-chip. The method assumes that defects are produced according to a model in which defects are lethal and affect given components of the system following a distribution common to all defects. The distribution of the number of defects is arbitrary. The method is based on the formulation of the yield as 1 minus the probability that a given boolean function with multiple-valued variables has value 1. That probability is computed by analyzing a ROMDD (reduced ordered multiple-valuedecision diagram) representation of the function. For efficiency reasons, we first build a coded ROBDD (reduced ordered binary decision diagram) representation of the function and then transform that coded ROBDD into the ROMDD required by the method. We present numerical experiments showing that the method is able to cope with quite large systems in moderate CPU times.
CitationSuñe, V. [et al.]. A combinatorial method for the evaluation of yield of fault-tolerant systems-on-chip. A: IEEE/IFIP International Conference on Dependable Systems and Networks. "Proc. IEEE Int. Conf. on Dependable Systems and Networks". 2003, p. 563-572. 
URIhttp://hdl.handle.net/2117/20054
Collections
  • QINE - Disseny de Baix Consum, Test, Verificació i Tolerància a Fallades - Ponències/Comunicacions de congressos [60]
  • QINE - Disseny de Baix Consum, Test, Verificació i Circuits Integrats de Seguretat - Ponències/Comunicacions de congressos [78]
  • Departament d'Enginyeria Electrònica - Ponències/Comunicacions de congressos [1.643]
Share:
 
  View Usage Statistics

Show full item record

FilesDescriptionSizeFormatView
IEEE_DSN_03b.pdf440,8KbPDFView/Open

Browse

This CollectionBy Issue DateAuthorsOther contributionsTitlesSubjectsThis repositoryCommunities & CollectionsBy Issue DateAuthorsOther contributionsTitlesSubjects

© UPC Obrir en finestra nova . Servei de Biblioteques, Publicacions i Arxius

info.biblioteques@upc.edu

  • About This Repository
  • Contact Us
  • Send Feedback
  • Privacy Settings
  • Inici de la pàgina