A combinatorial method for the evaluation of yield of fault-tolerant systems-on-chip
View/Open
Cita com:
hdl:2117/20054
Document typeConference report
Defense date2003
Rights accessOpen Access
Except where otherwise noted, content on this work
is licensed under a Creative Commons license
:
Attribution-NonCommercial-NoDerivs 3.0 Spain
Abstract
In this paper we develop a combinatorial method for the evaluation of yield of fault-tolerant systems-on-chip. The method assumes that defects are produced according to a model in which defects are lethal and affect given components of the system following a distribution common to all defects. The distribution of the number of defects is arbitrary.
The method is based on the formulation of the yield as 1 minus the probability that a given boolean function with multiple-valued variables has value 1. That probability is computed by analyzing a ROMDD (reduced ordered multiple-valuedecision diagram) representation of the function.
For efficiency reasons, we first build a coded ROBDD (reduced ordered binary decision diagram) representation of the function and then transform that coded ROBDD into the ROMDD required by the method. We present numerical experiments showing that the method is able to cope with quite large systems in moderate CPU times.
CitationSuñe, V. [et al.]. A combinatorial method for the evaluation of yield of fault-tolerant systems-on-chip. A: IEEE/IFIP International Conference on Dependable Systems and Networks. "Proc. IEEE Int. Conf. on Dependable Systems and Networks". 2003, p. 563-572.
Collections
- QINE - Disseny de Baix Consum, Test, Verificació i Tolerància a Fallades - Ponències/Comunicacions de congressos [60]
- QINE - Disseny de Baix Consum, Test, Verificació i Circuits Integrats de Seguretat - Ponències/Comunicacions de congressos [78]
- Departament d'Enginyeria Electrònica - Ponències/Comunicacions de congressos [1.729]
Files | Description | Size | Format | View |
---|---|---|---|---|
IEEE_DSN_03b.pdf | 440,8Kb | View/Open |