Efficiency analysis of modern vector architectures: vector ALU sizes, core counts and clock frequencies
Visualitza/Obre
Cita com:
hdl:2117/186274
Tipus de documentArticle
Data publicació2020-03
Condicions d'accésAccés obert
Tots els drets reservats. Aquesta obra està protegida pels drets de propietat intel·lectual i
industrial corresponents. Sense perjudici de les exempcions legals existents, queda prohibida la seva
reproducció, distribució, comunicació pública o transformació sense l'autorització del titular dels drets
Abstract
Moore’s Law predicted that the number of transistors on a chip would double approximately every 2 years. However, this trend is arriving at an impasse. Optimizing the usage of the available transistors within the thermal dissipation capabilities of the packaging is a pending topic. Multi-core processors exploit coarse-grain parallelism to improve energy efficiency. Vectorization allows developers to exploit data-level parallelism, operating on several elements per instruction and thus, reducing the pressure to the fetch and decode pipeline stages. In this paper, we perform an analysis of different resource optimization strategies for vector architectures. In particular, we expose the need to break down voltage and frequency domains for LLC, ALUs and vector ALUs if we aim to optimize the energy efficiency and performance of our system. We also show the need for a dynamic reconfiguration strategy that adapts vector register length at runtime.
CitacióBarredo, A. [et al.]. Efficiency analysis of modern vector architectures: vector ALU sizes, core counts and clock frequencies. "Journal of supercomputing", Març 2020, vol. 76, p. 1960-1979.
ISSN0920-8542
Versió de l'editorhttps://link.springer.com/article/10.1007/s11227-019-02841-6
Fitxers | Descripció | Mida | Format | Visualitza |
---|---|---|---|---|
Barredo et al.pdf | 727,6Kb | Visualitza/Obre |