On the reliability of hardware event monitors in MPSoCs for critical domains
Visualitza/Obre
Cita com:
hdl:2117/185876
Tipus de documentText en actes de congrés
Data publicació2020
EditorAssociation for Computing Machinery (ACM)
Condicions d'accésAccés obert
Tots els drets reservats. Aquesta obra està protegida pels drets de propietat intel·lectual i
industrial corresponents. Sense perjudici de les exempcions legals existents, queda prohibida la seva
reproducció, distribució, comunicació pública o transformació sense l'autorització del titular dels drets
ProjecteCOMPUTACION DE ALTAS PRESTACIONES VII (MINECO-TIN2015-65316-P)
SELENE - SELENE: Self-monitored Dependable platform for High-Performance Safety-Critical Systems (EC-H2020-871467)
RYC-2013-14717 (MINECO-RYC-2013-14717)
SuPerCom - Sustainable Performance for High-Performance Embedded Computing Systems (EC-H2020-772773)
SELENE - SELENE: Self-monitored Dependable platform for High-Performance Safety-Critical Systems (EC-H2020-871467)
RYC-2013-14717 (MINECO-RYC-2013-14717)
SuPerCom - Sustainable Performance for High-Performance Embedded Computing Systems (EC-H2020-772773)
Abstract
Performance Monitoring Units (PMUs) are at the heart of most-advanced timing analysis techniques to control and bound the impact of contention in Commercial Off-The-Shelf (COTS) SoCs with shared resources (e.g. GPUs and multicore CPUs). In this paper, we report discrepancies on the values obtained from the PMU event monitors and the number of events expected based on PMU event description in the processor's official documentation. Discrepancies, which may be either due to actual errors or inaccurate specifications, make PMU readings unreliable. This is particularly problematic in consideration of the critical role played by event monitors for timing analysis in domains such as automotive and avionics. This paper proposes a systematic procedure for event monitor validation. We apply it to validate event monitors in the NVIDIA Xavier and TX2, and the Zynq UltraScale+ MPSoC. We show that, while some event monitors count as expected, this is not the case for others whose discrepancies with expected values we analyze.
CitacióBarrera, J. [et al.]. On the reliability of hardware event monitors in MPSoCs for critical domains. A: ACM Symposium on Applied Computing. "The 35th Annual ACM Symposium on Applied Computing: Brno, Czech Republic, March 30-April 3, 2020". New York: Association for Computing Machinery (ACM), 2020, p. 580-589.
ISBN978-1-4503-6866-7
Versió de l'editorhttps://dl.acm.org/doi/abs/10.1145/3341105.3373955
Col·leccions
Fitxers | Descripció | Mida | Format | Visualitza |
---|---|---|---|---|
PMCs_UPC.pdf | 684,9Kb | Visualitza/Obre |