On the reliability of hardware event monitors in MPSoCs for critical domains
Document typeConference report
PublisherAssociation for Computing Machinery (ACM)
Rights accessOpen Access
European Commission's projectSELENE - SELENE: Self-monitored Dependable platform for High-Performance Safety-Critical Systems (EC-H2020-871467)
Performance Monitoring Units (PMUs) are at the heart of most-advanced timing analysis techniques to control and bound the impact of contention in Commercial Off-The-Shelf (COTS) SoCs with shared resources (e.g. GPUs and multicore CPUs). In this paper, we report discrepancies on the values obtained from the PMU event monitors and the number of events expected based on PMU event description in the processor's official documentation. Discrepancies, which may be either due to actual errors or inaccurate specifications, make PMU readings unreliable. This is particularly problematic in consideration of the critical role played by event monitors for timing analysis in domains such as automotive and avionics. This paper proposes a systematic procedure for event monitor validation. We apply it to validate event monitors in the NVIDIA Xavier and TX2, and the Zynq UltraScale+ MPSoC. We show that, while some event monitors count as expected, this is not the case for others whose discrepancies with expected values we analyze.
CitationBarrera, J. [et al.]. On the reliability of hardware event monitors in MPSoCs for critical domains. A: ACM Symposium on Applied Computing. "The 35th Annual ACM Symposium on Applied Computing: Brno, Czech Republic, March 30-April 3, 2020". New York: Association for Computing Machinery (ACM), 2020, p. 580-589.
All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder