Show simple item record

dc.contributor.authorBrankovic, Aleksandar
dc.contributor.authorStavrou, Kyriakos
dc.contributor.authorGibert Codina, Enric
dc.contributor.authorGonzález Colás, Antonio María
dc.contributor.otherUniversitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors
dc.date.accessioned2013-03-20T19:11:15Z
dc.date.created2012
dc.date.issued2012
dc.identifier.citationBrankovic, A. [et al.]. Analysis of CPI variance for dynamic binary translators/optimizers modules. A: International Symposium on Computer Architecture. "ISCA'12: proceedings of the 39th International Symposium on Computer Architecture". Portland, OR: IEEE, 2012, p. 1-9.
dc.identifier.isbn978-1-4503-1642-2
dc.identifier.urihttp://hdl.handle.net/2117/18448
dc.description.abstractDynamic Binary Translators and Optimizers (DBTOs) have been established as a hot research topic. They are used in many different systems, such as emulation, instrumentation tools and innovative HW/SW co-designed microarchitectures. Although many researchers worked on characterizing and reducing the emulation overhead, to the best of our knowledge, there are no published results that explain how the microarchitectural behavior of the emulation software is affected by the guest application which is emulated. In this paper we study the DBTO as an independent application, which is divided into the modules with specific functionality. We show the variance in microarchitectural behavior of DBTO among 48 applications. Moreover, we locate and explain the sources of variance. The results show that the variance is caused by interaction with the code cache (emulated application) and non uniform module execution characteristics. The insights presented in this paper can be exploited towards the design of more efficient DBTOs
dc.format.extent9 p.
dc.language.isoeng
dc.publisherIEEE
dc.subjectÀrees temàtiques de la UPC::Informàtica::Arquitectura de computadors
dc.subject.lcshComputer architecture
dc.titleAnalysis of CPI variance for dynamic binary translators/optimizers modules
dc.typeConference report
dc.subject.lemacLlenguatges de programació
dc.subject.lemacArquitectura d'ordinadors
dc.contributor.groupUniversitat Politècnica de Catalunya. ARCO - Microarquitectura i Compiladors
dc.description.peerreviewedPeer Reviewed
dc.rights.accessRestricted access - publisher's policy
drac.iddocument11599839
dc.description.versionPostprint (published version)
dc.date.lift10000-01-01
upcommons.citation.authorBrankovic, A.; Stavrou, K.; Gibert, E.; Gonzalez, A.
upcommons.citation.contributorInternational Symposium on Computer Architecture
upcommons.citation.pubplacePortland, OR
upcommons.citation.publishedtrue
upcommons.citation.publicationNameISCA'12: proceedings of the 39th International Symposium on Computer Architecture
upcommons.citation.startingPage1
upcommons.citation.endingPage9


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record

All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder